Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
775168e1bacfbd79d16f6f9e1cf81b7e4f66eae3
/
drivers
/
ddr
/
marvell
5a6741b
global: Remove undef CONFIG_... for unused values
by Tom Rini
· Sun Dec 04 10:03:34 2022 -0500
bb4dd96
global: Move remaining CONFIG_SYS_SDRAM_* to CFG_SYS_SDRAM_*
by Tom Rini
· Wed Nov 16 13:10:37 2022 -0500
9ae65bd
db-mv784mp-gp: Rename CONFIG_DB_784MP_GP to CONFIG_TARGET_DB_MV784MP_GP
by Tom Rini
· Thu Mar 24 17:17:56 2022 -0400
532b719
ddr: marvell: a38x: fix BYTE_HOMOGENEOUS_SPLIT_OUT decision
by Marek Behún
· Thu Feb 17 01:08:37 2022 +0100
9e2a947
ddr: marvell: a38x: fix SPLIT_OUT_MIX state decision
by Marek Behún
· Wed Jan 12 17:06:59 2022 +0100
90e519e
ddr: marvell: a38x: Fix Synchronous vs Asynchronous mode determination
by Marek Behún
· Tue Jan 04 15:57:49 2022 +0100
11c6693
arm: mvebu: axp: ddr: Switch to using DM I2C API
by Stefan Roese
· Thu Nov 18 09:19:38 2021 +0100
6f3dc96
arm: mvebu: axp: Remove unreferenced ddr3_get_eprom_fabric() function
by Stefan Roese
· Thu Nov 18 09:19:37 2021 +0100
62fb2b4
WS cleanup: remove SPACE(s) followed by TAB
by Wolfgang Denk
· Mon Sep 27 17:42:39 2021 +0200
3fd6633
WS cleanup: remove trailing empty lines
by Wolfgang Denk
· Mon Sep 27 17:42:36 2021 +0200
592bcd0
mvebe: Migrate CONFIG_DDR_LOG_LEVEL to Kconfig
by Tom Rini
· Sat Aug 21 13:50:15 2021 -0400
5155665
mvebu: ddr: Rename CONFIG_DDR_FIXED_SIZE to CONFIG_SYS_SDRAM_SIZE
by Tom Rini
· Sat Aug 21 13:50:14 2021 -0400
9655db9
ARM: mvebu: a38x: Correct mismatched bound warnings
by Tom Rini
· Mon May 03 16:48:53 2021 -0400
9a365e3
arm: mvebu: a38x: Remove dead code ARMADA_39X
by Pali Rohár
· Fri Mar 05 15:52:42 2021 +0100
c61e5e4
ddr: marvell: axp: fix array types have different bounds warning
by Marek Behún
· Sun Mar 07 00:00:34 2021 +0100
8977d01
ddr: marvell: axp: align signature of mv_xor_mem_init() with a38x
by Marek Behún
· Thu Mar 04 11:23:14 2021 +0100
6d5e3fe
ddr: marvell: a38x: Sync code with Marvell mv-ddr-marvell repository
by Pali Rohár
· Tue Mar 02 11:17:41 2021 +0100
0d26759
ddr: marvell: a38x: Add more space for additional info from SPD
by Sujeet Baranwal
· Fri Feb 26 11:56:59 2021 +0100
efaf271
ddr: marvell: a38x: fix comment in conditional macro
by Marek Behún
· Fri Feb 19 17:11:26 2021 +0100
4235130
ddr: marvell: a38x: bump version to 14.0.0
by Marek Behún
· Fri Feb 19 17:11:25 2021 +0100
be975cd
ddr: marvell: a38x: enum mv_ddr_twin_die: change order
by heaterC
· Fri Feb 19 17:11:24 2021 +0100
b9eaf11
ddr: marvell: a38x: import code change from upstream
by Marek Behún
· Fri Feb 19 17:11:23 2021 +0100
2b368e1
ddr: marvell: a38x: fix memory cs size function
by Moti Buskila
· Fri Feb 19 17:11:22 2021 +0100
6965302
ddr: marvell: a38x: import header change from upstream
by Marek Behún
· Fri Feb 19 17:11:21 2021 +0100
e042270
ddr: marvell: a38x: disable WL phase correction stage in case of bus_width=16bit
by Moti Buskila
· Fri Feb 19 17:11:20 2021 +0100
498475e
ddr: marvell: a38x: add support for twin-die combined memory device
by Moti Buskila
· Fri Feb 19 17:11:19 2021 +0100
0ebed9d
ddr: marvell: a38x: add 16Gbit memory devices support
by Moti Buskila
· Fri Feb 19 17:11:18 2021 +0100
4951d42
ddr: marvell: a38x: allow board specific ODT configuration
by Baruch Siach
· Fri Feb 19 17:11:17 2021 +0100
f4e6270
ddr: marvell: a38x: import header change from upstream
by Marek Behún
· Fri Feb 19 17:11:16 2021 +0100
5be9915
ddr: marvell: a38x: fix memory size calculation using 32bit bus width
by Moti Buskila
· Fri Feb 19 17:11:15 2021 +0100
4b58bf0
ddr: marvell: a38x: fix 32bit
by Moti Buskila
· Fri Feb 19 17:11:14 2021 +0100
82b3415
ddr: marvell: a38x: import header change from upstream
by Marek Behún
· Fri Feb 19 17:11:13 2021 +0100
7eccedb
ddr: marvell: a38x: add ddr 32bit ECC support
by Alex Leibovich
· Fri Feb 19 17:11:12 2021 +0100
05ee0ad
ddr: marvell: a38x: add ddr32 support
by Alex Leibovich
· Fri Feb 19 17:11:11 2021 +0100
cd4d2cf
ddr: marvell: a38x: import header change from upstream
by Marek Behún
· Fri Feb 19 17:11:10 2021 +0100
0114416
ddr: marvell: a38x: fix write leveling suplementary algo
by Moti Buskila
· Fri Feb 19 17:11:09 2021 +0100
ab2066b
ARM: mvebu: a38x: Fix comment typo
by Naoki Hayama
· Mon Oct 12 18:35:55 2020 +0900
ee93f79
mv_ddr: ddr3: Update {min,max}_read_sample calculation
by Chris Packham
· Wed May 27 13:31:30 2020 +1200
e4ab5e5
mv_ddr: ddr3: Use correct bitmask for read sample delay
by Chris Packham
· Wed May 27 13:31:29 2020 +1200
dbd7954
common: Drop linux/delay.h from common header
by Simon Glass
· Sun May 10 11:40:11 2020 -0600
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
08a4abe
arm: mvebu: drivers/ddr: remove redundant assignment
by Heinrich Schuchardt
· Sat Feb 15 21:58:31 2020 +0100
e422adc
ddr: marvell: a38x: Allow boards to specify CK_DELAY parameter
by Chris Packham
· Thu Jan 30 12:50:44 2020 +1300
2288efd
arm: mvebu: fix A38x breakage from commit bb872dd930cc
by Joel Johnson
· Sun Jan 26 09:48:58 2020 -0700
24a1d13
ddr: marvell: a38x: allow board specific clock out setup
by Baruch Siach
· Mon Jan 20 14:20:06 2020 +0200
85f1378
common: Move the image globals into image.h
by Simon Glass
· Sat Dec 28 10:45:03 2019 -0700
892265d
image: Rename load_addr, save_addr, save_size
by Simon Glass
· Sat Dec 28 10:45:02 2019 -0700
a8f845e
arm: mvebu: Add Marvell's integrated CPUs
by Chris Packham
· Thu Apr 11 22:22:50 2019 +1200
580b2b4
mv_ddr: ddr3: only use active chip-selects when tuning ODT
by Chris Packham
· Fri Mar 01 10:11:14 2019 +1300
ac8bfb1
mv_ddr: ddr3: fix tRAS timimg parameter
by Chris Packham
· Fri Mar 01 10:11:13 2019 +1300
2e0d2ba
ARM: mvebu: restore license information in mv_ddr_plat.{c,h}
by Chris Packham
· Mon Dec 10 10:41:15 2018 +1300
4bf81db
ARM: mvebu: a38x: sync ddr training code with mv_ddr-armada-18.09.02
by Chris Packham
· Mon Dec 03 14:26:49 2018 +1300
0359c49
ARM: mvebu: a38x: Add missing SPDX license identfier
by Chris Packham
· Tue May 15 13:31:11 2018 +1200
915f8ee
ARM: mvebu: a38x: use non-zero size for ddr scrubbing
by Chris Packham
· Thu May 10 13:28:31 2018 +1200
3a09e13
ARM: mvebu: a38x: restore support for setting timing
by Chris Packham
· Thu May 10 13:28:30 2018 +1200
1a07d21
ARM: mvebu: a38x: sync ddr training code with upstream
by Chris Packham
· Thu May 10 13:28:29 2018 +1200
5ec8ff7
ARM: mvebu: a38x: remove some unused code
by Chris Packham
· Thu May 10 13:28:28 2018 +1200
cf43391
ARM: mvebu: a38x: move sys_env_device_rev_get
by Chris Packham
· Thu May 10 13:28:27 2018 +1200
d16a695
ARM: mvebu: a38x: move definition of PEX_CFG_DIRECT_ACCESS
by Chris Packham
· Thu May 10 13:28:26 2018 +1200
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
5450f0c
ddr: marvell: update ddr controller init and freq
by Chris Packham
· Thu Jan 18 17:16:10 2018 +1300
d5c581c
ddr: marvell: update additional ODT setting
by Chris Packham
· Thu Jan 18 17:16:09 2018 +1300
1324fab
ddr: marvell: use correct TREFI value
by Chris Packham
· Thu Jan 18 17:16:08 2018 +1300
ae80614
ddr: marvell: only assert M_ODT[0] on write for a single CS
by Chris Packham
· Thu Jan 18 17:16:07 2018 +1300
273d3f7
arm: mvebu: ddr3_debug: remove self assignments
by xypron.glpk@gmx.de
· Sun Jul 30 21:54:56 2017 +0200
94e8daa
arm: mvebu: remove self assignment
by xypron.glpk@gmx.de
· Sun Jul 30 21:51:05 2017 +0200
f8bf75f
driver/ddr: Add support for setting timing in hws_topology_map
by Marek Behún
· Fri Jun 09 19:28:40 2017 +0200
622b7b3
treewide: remove unneeded semicolons
by Masahiro Yamada
· Tue Jun 13 15:17:28 2017 +0900
c5b1e5d
Various, accumulated typos collected from around the tree.
by Robert P. J. Day
· Wed Sep 07 14:27:59 2016 -0400
30fe357
drivers: squash lines for immediate return
by Masahiro Yamada
· Tue Sep 06 22:17:39 2016 +0900
31fdba2
arm: mvebu: a38x: Weed out floating point use
by Marek Vasut
· Sat Apr 30 14:45:42 2016 +0200
edfdb99
Fix spelling of "occurred".
by Vagrant Cascadian
· Sat Apr 30 19:18:00 2016 -0700
5b2c16a
arm: mvebu: Fix ddr3_init() cpu config
by Dirk Eibach
· Wed Oct 28 16:44:15 2015 +0100
7557405
Use correct spelling of "U-Boot"
by Bin Meng
· Fri Feb 05 19:30:11 2016 -0800
d911168
mvebu: axp: Rename MV_DDR_32BIT to CONFIG_DDR_32BIT
by Phil Sutter
· Fri Dec 25 14:41:23 2015 +0100
33aa8de
axp: Fix debugging support in DDR3 write leveling
by Phil Sutter
· Fri Dec 25 14:41:19 2015 +0100
ff7ad17
arm: mvebu: Make ECC support configurable on Armada XP
by Stefan Roese
· Thu Dec 10 15:02:38 2015 +0100
3c6b6fc
arm: mvebu: ddr: Fix compilation warning
by Stefan Roese
· Thu Nov 19 13:50:10 2015 +0100
dea4e33
arm: mvebu: Fix SAR1_CPU_CORE_MASK
by Dirk Eibach
· Wed Oct 28 16:44:14 2015 +0100
0277a6b
arm: mvebu: a38x: Remove unsupported topologies
by Kevin Smith
· Fri Oct 23 17:53:19 2015 +0000
69bab55
bitops: introduce BIT() definition
by Heiko Schocher
· Mon Sep 07 13:43:52 2015 +0200
f3345e6
arm: mvebu: Add complete SDRAM ECC scrubbing
by Stefan Roese
· Thu Aug 06 14:43:13 2015 +0200
e4a0f27
arm: mvebu: sdram: Enable ECC support on Armada XP
by Stefan Roese
· Tue Aug 11 17:08:01 2015 +0200
61cee0a
arm: mvebu: a38x: Use correct PEX register access macros
by Stefan Roese
· Mon Jun 08 17:01:26 2015 +0200
5ffceb8
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
by Stefan Roese
· Thu Mar 26 15:36:56 2015 +0100
eb753e9
arm: mvebu: drivers/ddr: Move Armada XP DDR init code into new directory
by Stefan Roese
· Wed Mar 25 12:51:18 2015 +0100