Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 6f88ce235025e8c0c2ac26ab06d79cd5d2e53b32 / include / versalpl.h
  1. dae95a4 fpga: xilinx: add bitstream flags to driver desc by Oleksandr Suvorov · Fri Jul 22 17:16:04 2022 +0300
  2. b739897 arm64: versal: fpga: Add PL bit stream load support by Siva Durga Prasad Paladugu · Mon Aug 05 15:54:59 2019 +0530