Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
6e657602b672b882706132e3b0f3066cbc40c8af
/
board
/
freescale
/
ls1046ardb
e8e03c8
fsl-lsch2: csu: remove multiple calling function
by Hou Zhiqiang
· Tue Jul 04 11:35:43 2017 +0800
e9cd87d
armv8: ls1046ardb: update core frequency to 1800MHZ
by Qianyu Gong
· Mon Jun 12 17:14:52 2017 +0800
243182c
common: freescale: Move arch-specific declarations
by Simon Glass
· Wed May 17 08:23:06 2017 -0600
42f3780
armv8: layerscape: Adjust memory mapping for Flash/SD card on LS1046A
by Alison Wang
· Tue May 16 10:45:59 2017 +0800
624b657
armv8: ls1046ardb: Make NET independent of FMan
by York Sun
· Tue Apr 25 08:39:51 2017 -0700
9b17696
armv8: layerscape: Fix DDR size calcuation for SPL build
by York Sun
· Thu Apr 20 16:04:23 2017 -0700
0009c8f
arm: ls1046ardb: Add SD secure boot target
by Ruchika Gupta
· Mon Apr 17 18:07:19 2017 +0530
a47072e
armv8: LS1046ARDB: Add QSPI Secure Boot target
by Vinitha Pillai-B57223
· Thu Mar 23 13:48:18 2017 +0530
c064fc7
armv8: ls1046ardb: SPL size reduction
by Sumit Garg
· Thu Mar 30 09:53:13 2017 +0530
0e0ac20
arm: freescale: Rename initdram() to fsl_initdram()
by Simon Glass
· Thu Apr 06 12:47:04 2017 -0600
39f90ba
board_f: Drop return value from initdram()
by Simon Glass
· Fri Mar 31 08:40:25 2017 -0600
b4de3f3
board_f: Drop board_type parameter from initdram()
by Simon Glass
· Fri Mar 31 08:40:24 2017 -0600
729f2d1
armv8: layerscape: Update early MMU for DDR after initialization
by York Sun
· Mon Mar 06 09:02:34 2017 -0800
4de24ef
armv8: layerscape: Rewrite memory reservation
by York Sun
· Mon Mar 06 09:02:28 2017 -0800
67b6d0a
ls1046ardb: Add support power initialization
by Hou Zhiqiang
· Fri Dec 09 16:09:01 2016 +0800
4642eaa
ls1046ardb: cpld: add API for selecting core volt
by Hou Zhiqiang
· Fri Dec 09 16:08:59 2016 +0800
29a5301
fsl/board/ddr: optimize board-specific cpo for erratum A-009942
by Shengzhou Liu
· Tue Nov 15 17:15:21 2016 +0800
d239651
armv8: ls1046ardb: Add LS1046ARDB board support
by Mingkai Hu
· Wed Sep 07 18:47:28 2016 +0800