Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
6646c574eb1f9e0f9332cd58d2e879ebca78a1cf
/
drivers
/
clk
/
clk_versal.c
8a2b47f
dm: treewide: Rename auto_alloc_size members to be shorter
by Simon Glass
· Thu Dec 03 16:55:17 2020 -0700
1a7c058
clk: versal: Move pm_query_id out of clock driver
by Michal Simek
· Thu Jul 23 09:24:06 2020 +0200
98697a1
clk: versal: Remove alt_ref_clk from clock sources
by Rajan Vaja
· Mon May 04 22:53:56 2020 -0700
6b9f010
common: Drop asm/ptrace.h from common header
by Simon Glass
· Sun May 10 11:40:06 2020 -0600
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
274e0b0
common: Drop net.h from common header
by Simon Glass
· Sun May 10 11:39:56 2020 -0600
aa12d51
clk: versal: Fix watchdog clock issue
by T Karthik Reddy
· Wed Apr 08 21:34:54 2020 -0600
5986efc
versal: drivers: clk: Fix invalid clock name queries
by Rajan Vaja
· Thu Jan 16 03:55:05 2020 -0800
9bc1564
dm: core: Create a new header file for 'compat' features
by Simon Glass
· Mon Feb 03 07:36:16 2020 -0700
d66c5f7
dm: core: Require users of devres to include the header
by Simon Glass
· Mon Feb 03 07:36:15 2020 -0700
142fb5b
arm64: versal: Rename versal_pm_request to xilinx_pm_request
by Michal Simek
· Fri Oct 04 15:52:43 2019 +0200
e50c104
arm64: versal: Clean pm_api_id usage
by Michal Simek
· Fri Oct 04 15:25:18 2019 +0200
f7a7120
clk: versal: Add clock driver support
by Siva Durga Prasad Paladugu
· Sun Jun 23 12:24:57 2019 +0530