Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
60e15789055ff963973ff0a4e1f1105e8ad5d290
/
arch
/
arm
/
mach-rockchip
/
rk3036
e71e248
rockchip: rk3036: sync os_reg2 define with other soc
by Kever Yang
· Tue Jun 13 16:10:46 2017 +0800
22d567e
Kconfig: Migrate BOARD_LATE_INIT to a select
by Tom Rini
· Sun Jan 22 19:43:11 2017 -0500
3814f0e
rockchip: rk3036: Move rockchip_get_cru() out of the driver
by Simon Glass
· Sat Oct 01 20:04:50 2016 -0600
e076d6f
Convert CONFIG_SPL_SERIAL_SUPPORT to Kconfig
by Simon Glass
· Mon Sep 12 23:18:56 2016 -0600
8857405
drivers/sysreset: group sysreset drivers
by Max Filippov
· Sun Aug 07 08:53:00 2016 +0300
92f87dd
configs: rockchip: remove no use MACRO
by Kever Yang
· Fri Jul 22 17:41:37 2016 +0800
a8d1a12
board: move all the rockchip board in one folder
by Kever Yang
· Fri Jul 08 11:30:58 2016 +0800
5401eb8
rockchip: add option to change method of loading u-boot
by Xu Ziyuan
· Tue Jul 12 19:09:49 2016 +0800
859f256
Rename reset to sysreset
by Stephen Warren
· Thu May 12 12:03:35 2016 -0600
2236c84
rockchip: rk3036: change ddr frequency to 400M
by Lin Huang
· Wed Feb 17 15:55:05 2016 +0800
a77e50c
rockchip: Add basic support for kylin board
by huang lin
· Mon Dec 07 11:08:57 2015 +0800
6991738
rockchip: rk3036 sdram setting cs1_row when rank larger than 1
by huang lin
· Mon Dec 07 11:08:56 2015 +0800
f24d621
Revert "rockchip: Add max spl size & spl header configs"
by Jeffy Chen
· Fri Nov 27 12:07:16 2015 +0800
3547118
rockchip: Add max spl size & spl header configs
by Jeffy Chen
· Tue Nov 17 14:20:29 2015 +0800
2de748f
rockchip: Add basic support for evb-rk3036 board
by huang lin
· Tue Nov 17 14:20:28 2015 +0800
1115b64
rockchip: rk3036: Add core Soc start-up code
by huang lin
· Tue Nov 17 14:20:27 2015 +0800
da98a5b
rockchip: add rk3036 sdram driver
by huang lin
· Tue Nov 17 14:20:26 2015 +0800
b17b242
rockchip: rk3036: Add a simple syscon driver
by huang lin
· Tue Nov 17 14:20:19 2015 +0800
5aaa287
rockchip: rk3036: Add Soc reset driver
by huang lin
· Tue Nov 17 14:20:18 2015 +0800