Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 60d95d8e81bcff6f77952c2a99960dd0d0e4f976 / board / freescale / p1_p2_rdb
  1. 2717719 powerpc/85xx: Declare fsl_ddr_set_memctl_regs in <asm/fsl_ddr_sdram.h> by Kumar Gala · Tue Jan 25 01:48:03 2011 -0600
  2. f77ca5d powerpc/85xx: Remove DATARATE_*_MHZ defines in static ddr init by Kumar Gala · Mon Jan 24 23:36:17 2011 -0600
  3. a14909d powerpc/85xx: Fix PCI memory map setup on P1_P2_RDB by Prabhakar Kushwaha · Wed Mar 23 04:21:13 2011 -0500
  4. 750007b ppc/85xx: Fix compile err when PCI disabled on P1_P2_RDB by Prabhakar Kushwaha · Wed Jan 19 10:52:04 2011 +0530
  5. e727a36 powerpc/85xx: Move RESET_VECTOR_ADDRESS into config.h by Kumar Gala · Wed Jan 12 02:48:53 2011 -0600
  6. b109433 powerpc/85xx: Rework P1_P2_RDB pci_init_board to use common FSL PCIe code by Kumar Gala · Fri Dec 17 10:42:01 2010 -0600
  7. 5e35d8a mpc85xx boards: initdram() cleanup/bugfix by Becky Bruce · Fri Dec 17 17:17:56 2010 -0600
  8. e6dc484 powerpc/85xx: Cleanup SGMII detection and reporting by Kumar Gala · Thu Dec 16 14:28:06 2010 -0600
  9. 3d02038 powerpc/8xxx: Replace is_fsl_pci_cfg with is_serdes_configured by Kumar Gala · Wed Dec 15 04:55:20 2010 -0600
  10. a8d426f Switch from archive libraries to partial linking by Sebastien Carlier · Fri Nov 05 15:48:07 2010 +0100
  11. 8e9134c mpc85xx: Fix SERDES/eTSEC message indentation by Peter Tyser · Fri Oct 29 17:59:25 2010 -0500
  12. 2b91f71 fsl: Clean up printing of PCI boot info by Peter Tyser · Fri Oct 29 17:59:24 2010 -0500
  13. 542e778 p1_p2_rdb: to set SQW/INT pin of RTC as INT line by Priyanka Jain · Mon Oct 25 14:52:53 2010 +0530
  14. 291ba1b Makefile: move all Power Architecture boards into boards.cfg by Wolfgang Denk · Wed Oct 06 09:05:45 2010 +0200
  15. 0708bc6 Rename TEXT_BASE into CONFIG_SYS_TEXT_BASE by Wolfgang Denk · Thu Oct 07 21:51:12 2010 +0200
  16. dc25d15 mkconfig: change CONFIG_MK_ prefix into plain CONFIG_ by Wolfgang Denk · Mon Oct 04 19:58:00 2010 +0200
  17. d0f27d3 powerpc/85xx & 86xx: Rework ft_fsl_pci_setup to not require aliases by Kumar Gala · Thu Jul 08 22:37:44 2010 -0500
  18. 63ce666 85xx/p1_p2_rdb: Added RevD board version support by Poonam Aggrwal · Tue Jun 22 12:50:46 2010 +0530
  19. 9cd9e13 85xx/p1_p2_rdb: Modify the CLK_CTRL value for DDR at 667MHz by Poonam Aggrwal · Wed Jun 23 19:32:28 2010 +0530
  20. 42d966e ppc/85xx: Fixup PCI nodes for P1_P2_RDB by Kumar Gala · Wed Apr 07 02:49:12 2010 -0500
  21. d53e8fd Create CPUDIR variable by Peter Tyser · Mon Apr 12 22:28:02 2010 -0500
  22. 62825a5 PCIe, USB: Replace 'end point' references with 'endpoint' by Peter Tyser · Sun Jan 17 15:38:26 2010 -0600
  23. 4756ffa ppc/85xx: Map boot page guarded for MP boot by Kumar Gala · Tue Nov 17 20:21:20 2009 -0600
  24. 040e418 ppc/85xx: Make flash TLB entry determined at runtime on FSL boards by Kumar Gala · Fri Nov 13 09:25:07 2009 -0600
  25. 5a0b9bd ppc/85xx: Move to using fsl_setup_hose on P1/P2 RDB by Kumar Gala · Wed Nov 04 13:01:38 2009 -0600
  26. b83ff07 Revert "ppc/85xx/pci: fsl_pci_init: pcie agent mode support" by Kumar Gala · Wed Nov 04 01:29:04 2009 -0600
  27. a957a8e ppc/85xx/pci: fsl_pci_init: pcie agent mode support by Vivek Mahajan · Tue Oct 27 12:18:55 2009 +0530
  28. a417d6b 85xx/p1_p2_rdb: Fixing DDR configuration for 800MHz data rate by Poonam Aggrwal · Tue Oct 27 09:36:38 2009 +0530
  29. a4f546d 85xx/p1_p2rdb: Fix crash while configuring 32 bit DDR i/f for P1020RDB. by Poonam Aggrwal · Tue Oct 27 09:26:55 2009 +0530
  30. 529e5fd ppc/P1_P2_RDB: On-chip BootROM support by Dipen Dudhat · Thu Oct 08 13:33:29 2009 +0530
  31. e98a3fc ppc/P1_P2_RDB: NAND Boot Support by Dipen Dudhat · Thu Oct 08 13:33:18 2009 +0530
  32. dfa652d ppc/85xx: 32bit DDR changes for P1020/P1011 by Poonam Aggrwal · Sat Sep 19 17:50:17 2009 +0530
  33. 9e36b82 ppc/85xx: Clean up use of LAWAR defines by Kumar Gala · Sat Sep 19 11:20:54 2009 -0500
  34. 584fae5 ppc/85xx: Clean up p1_p2_rdb PCI setup by Kumar Gala · Thu Sep 03 10:09:04 2009 -0500
  35. 6472af8 ppc/85xx: Introduce RESET_VECTOR_ADDRESS to handle non-standard link address by Kumar Gala · Wed Sep 09 11:40:41 2009 -0500
  36. 666ced1 ppc/8xxx: Refactor code to determine if PCI is enabled & agent/host by Kumar Gala · Wed Sep 02 09:03:08 2009 -0500
  37. 24aa71a ppc/8xxx: Remove ddr_pd_cntl register since it doesn't exist by Kumar Gala · Tue Sep 01 22:01:54 2009 -0500
  38. f857ed9 85xx: Added PCIe support for P1 P2 RDB by Poonam Aggrwal · Fri Aug 21 07:29:58 2009 +0530
  39. 2cca63f 85xx: Move to a common linker script by Kumar Gala · Fri Aug 07 13:00:55 2009 -0500
  40. 987862c 85xx: Add support for P2020RDB board by Poonam Aggrwal · Wed Aug 05 13:29:24 2009 +0530