Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
601380ee74838a69e3580921aabba56b1812afbc
/
drivers
/
clk
3ca4b5e
Merge branch 'master' of https://source.denx.de/u-boot/custodians/u-boot-sh
by Tom Rini
· Sun Aug 20 11:09:11 2023 -0400
4e18307
clk: stm32mp1: remove error for disabled clock in stm32mp1_clk_get_parent
by Patrick Delaunay
· Fri Jun 23 15:05:16 2023 +0200
5ab7ef0
clk: renesas: Tear clock controller down last before booting OS
by Marek Vasut
· Sat Apr 25 14:57:55 2020 +0200
2d7b0d0
clk: rockchip: rk3308: Support reading UART rate and clock registers
by Massimo Pegorer
· Thu Aug 03 13:08:12 2023 +0200
00a8fa3
clk: rockchip: rk3308: Fix ordering between masking and shifting
by Massimo Pegorer
· Thu Aug 03 13:08:11 2023 +0200
146150c
clk: rockchip: rk3568: Add dummy support for GMAC speed clocks
by Jonas Karlman
· Fri Aug 04 09:34:00 2023 +0000
381848a
clk: rockchip: rk3568: Include UART clocks in SPL
by Jonas Karlman
· Fri Aug 04 09:33:59 2023 +0000
f51ca5c
clk: rockchip: rk3568: Fix mask for clk_cpll_div_25m_div
by Jonas Karlman
· Fri Aug 04 09:33:59 2023 +0000
46e9993
clk: rockchip: rk3568: Fix clk selection in rk3568_pwm_get_clk
by Damon Ding
· Fri Aug 04 09:33:57 2023 +0000
d27e302
clk: mediatek: add clock driver support for MediaTek MT7988 SoC
by developer
· Wed Jul 19 17:16:28 2023 +0800
c46620f
clk: rockchip: rk3328: Handle usb480m phy clock
by Jagan Teki
· Tue Jun 06 22:39:17 2023 +0530
9634235
rockchip: clk: clk_rk3568: Add CLK_PCIEPHY2_REF support
by Jonas Karlman
· Sat Jul 22 13:30:22 2023 +0000
a3897e6
clk: starfive: jh7110: Add of_xlate ops and macros for clock id conversion
by Xingyu Wu
· Fri Jul 07 18:50:11 2023 +0800
751e440
clk: starfive: jh7110: Separate the PLL driver
by Xingyu Wu
· Fri Jul 07 18:50:07 2023 +0800
0a08f44
clk: zynqmp: Add gem rx and tsu clocks to return register
by Ashok Reddy Soma
· Thu Jul 20 01:28:59 2023 -0600
025964b
clk: zynqmp: Add set_rate support for gem rx and tsu clks
by Ashok Reddy Soma
· Wed Jul 19 02:49:12 2023 -0600
a8c9436
arm64: zynqmp: Switch to amd.com emails
by Michal Simek
· Mon Jul 10 14:35:49 2023 +0200
a7acb53
xilinx: Consolidate zynqmp_mmio_read/write in zynqmp_firmware.h
by Michal Simek
· Fri Jun 23 14:51:57 2023 +0200
f6a0738
clk: scmi: claim the dependency on CONFIG_CLK
by AKASHI Takahiro
· Mon Jun 12 10:14:49 2023 +0900
7e1101b
clk: imx8mp: Update clocks based on kernel 6.4-RC4
by Adam Ford
· Tue May 30 17:45:57 2023 -0500
dbc7461
clk: starfive: pll: Fix to use postdiv1_mask
by Hoegeun Kwon
· Wed Jun 28 19:19:49 2023 +0900
2ea1e4e
clk: sifive: only build sifive-prci.o for CONFIG_CLK_SIFIVE_PRCI
by Ben Dooks
· Tue May 09 14:50:05 2023 +0100
50fa118
global: Use proper project name U-Boot
by Michal Simek
· Wed May 17 09:17:16 2023 +0200
9a99093
clk: zynqmp: Add fallthrough statement in the switch case
by Algapally Santosh Sagar
· Fri May 19 17:08:15 2023 +0530
178b614
Merge tag 'u-boot-imx-20230525' of https://gitlab.denx.de/u-boot/custodians/u-boot-imx
by Tom Rini
· Thu May 25 14:27:39 2023 -0400
2e0644a
imx: move imx8 sci header file to include/firmware/imx
by Peng Fan
· Fri Apr 28 12:08:09 2023 +0800
2f55082
reset: rockchip: implement rk3588 lookup table
by Eugen Hristev
· Mon May 15 13:55:04 2023 +0300
a0dfc71
clk: renesas: add R906G032 driver
by Ralph Siemsen
· Fri May 12 21:36:51 2023 -0400
0bdc94a
clk: renesas: prepare for non R-Car clock drivers
by Ralph Siemsen
· Fri May 12 21:36:50 2023 -0400
3d3f407
clk: rockchip: rk3588: add hardcoded assigned clocks values
by Eugen Hristev
· Thu Apr 13 14:36:45 2023 +0300
f179826
clk: rockchip: correct trivial typo in debug message
by Eugen Hristev
· Tue Apr 11 10:17:56 2023 +0300
511a047
drivers: fix debug string with fdt_addr_t input
by Johan Jonker
· Mon Mar 13 01:32:57 2023 +0100
2f9f775
drivers: use devfdt_get_addr_ptr when cast to pointer
by Johan Jonker
· Mon Mar 13 01:32:44 2023 +0100
b52189e
drivers: use devfdt_get_addr_index_ptr when cast to pointer
by Johan Jonker
· Mon Mar 13 01:32:31 2023 +0100
164663c
Merge branch 'master' of https://source.denx.de/u-boot/custodians/u-boot-sunxi
by Tom Rini
· Sun Apr 30 21:29:50 2023 -0400
124f5cb
Merge branch 'for-2023.07' of https://source.denx.de/u-boot/custodians/u-boot-mpc8xx
by Tom Rini
· Sat Apr 29 09:29:41 2023 -0400
a0f27ba
clk: sunxi: Add NAND clocks and resets
by Samuel Holland
· Sun Jan 22 16:06:31 2023 -0600
e6f1700
Merge tag 'u-boot-rockchip-20230421' of https://source.denx.de/u-boot/custodians/u-boot-rockchip
by Tom Rini
· Sun Apr 23 12:15:56 2023 -0400
291343a
clk: rockchip: rk3588: Add limited TMCLK_EMMC clock support
by Jonas Karlman
· Tue Apr 18 16:46:42 2023 +0000
1f7e8ff
clk: rockchip: rk3568: Add dummy I2S1_MCLKOUT_TX clock support
by Jonas Karlman
· Mon Apr 17 19:07:25 2023 +0000
b450590
rockchip: rk3588: Add support for sdmmc clocks in SPL
by Jonas Karlman
· Mon Apr 17 19:07:20 2023 +0000
3cf8708
clk: scmi: Add Kconfig option for SPL
by Jonas Karlman
· Mon Apr 17 19:07:18 2023 +0000
7645269
clk: rockchip: clk_rk3288: add PCLK_RKPWM
by Johan Jonker
· Wed Mar 15 19:34:13 2023 +0100
5a85d05
clk: starfive: Add StarFive JH7110 clock driver
by Yanhong Wang
· Wed Mar 29 11:42:13 2023 +0800
68f1ac0
clk: renesas: Add R8A779G0 V4H clock tables
by Hai Pham
· Tue Feb 28 22:37:02 2023 +0100
99d4039
clk: renesas: Add R8A779F0 S4 clock tables
by Hai Pham
· Tue Feb 28 22:34:39 2023 +0100
ba2c7d2
clk: renesas: Update R-Car Gen3 driver Gen4 support
by Marek Vasut
· Tue Feb 28 22:34:38 2023 +0100
4abe250
clk: mpc83xx: Fix clocks for mpc832x
by Christophe Leroy
· Mon Apr 03 14:16:56 2023 +0200
d65085a
clk: imx8mp: add pwm clocks support
by Tommaso Merciai
· Fri Mar 10 16:24:24 2023 +0100
d4e448d
clk: imx8mp: Add EQoS MAC clock
by Marek Vasut
· Mon Mar 06 15:53:41 2023 +0100
725aa8f
Merge tag 'u-boot-at91-2023.07-a' of https://source.denx.de/u-boot/custodians/u-boot-at91 into next
by Tom Rini
· Tue Mar 28 11:21:29 2023 -0400
f5e6084
Merge branch 'master' into next
by Tom Rini
· Mon Mar 27 15:19:57 2023 -0400
11bb0ed
clk: at91: sam9x60: Add initial setup of UPLL and USBCK rates
by Sergiu Moga
· Wed Mar 08 16:39:53 2023 +0200
c32688f
clk: at91: pmc: export clock setup to pmc
by Claudiu Beznea
· Wed Mar 08 16:39:52 2023 +0200
790b970
clk: at91: sam9x60: Register the required clocks for USB
by Sergiu Moga
· Wed Mar 08 16:39:51 2023 +0200
68726cf
clk: at91: Add support for sam9x60 USB clock
by Sergiu Moga
· Wed Mar 08 16:39:50 2023 +0200
043bd99
Merge branch 'master' of https://source.denx.de/u-boot/custodians/u-boot-sh
by Tom Rini
· Tue Mar 21 11:52:55 2023 -0400
ef5c0b1
clk: renesas: Pack reset identifier before look up
by Marek Vasut
· Sat Mar 18 12:30:53 2023 +0100
74da8be
clk: rockchip: rk3568: add stubs for CLK_PCIEPHY_REF clocks
by Vasily Khoruzhick
· Tue Mar 07 21:16:10 2023 -0800
5515223
clk: rockchip: rk3588: Fix clk_aux16m in clock driver
by Jonas Karlman
· Tue Mar 14 00:38:27 2023 +0000
393cdce
clk: rockchip: rk3568: Fix reset handler
by Peter Geis
· Tue Mar 14 00:38:26 2023 +0000
ea8505e
clk: renesas: rcar-gen3: Replace SSCG caching with MDSEL/PE caching
by Marek Vasut
· Tue Feb 28 07:25:11 2023 +0100
ddebd4b
Merge tag 'xilinx-for-v2023.07-rc1' of https://source.denx.de/u-boot/custodians/u-boot-microblaze into next
by Tom Rini
· Thu Mar 16 12:18:30 2023 -0400
8220add1
Merge tag 'v2023.04-rc4' into next
by Tom Rini
· Tue Mar 14 10:58:41 2023 -0400
3e55ce3
clk: renesas: Always select DM_RESET to prevent inobvious failure of rst_gen3 subdriver
by Marek Vasut
· Tue Feb 28 22:16:02 2023 +0100
bf34dd4
arm64: zynqmp: Add missing ZYNQMP_FIRMWARE dependencies
by Algapally Santosh Sagar
· Wed Feb 01 02:55:53 2023 -0700
53281e9
clk: ast2600: Keep PLL power on
by Dylan Hung
· Tue Feb 21 21:01:10 2023 +0800
d35b4c8
clk: rockchip: rk3568: add more supported clk rates for sdmmc and emmc
by Vasily Khoruzhick
· Thu Feb 23 13:03:32 2023 -0800
7d1bf8d
clk: rockchip: pll: Add pll_rk3588 type for rk3588
by Jagan Teki
· Mon Jan 30 20:27:37 2023 +0530
7d031ee
clk: rockchip: Add rk3588 clk support
by Jagan Teki
· Mon Jan 30 20:27:36 2023 +0530
5f9a871
clk: uniphier: Add missing USB SS-PHY clocks
by Kunihiko Hayashi
· Mon Feb 20 14:50:31 2023 +0900
bae0f4f
clk: Allow clk_get_by_name() with NULL name
by Samuel Holland
· Sat Jan 21 18:02:51 2023 -0600
91f8c0b
clk: imx8mn: fix imx8mn_enet_phy_sels clocks list
by Dario Binacchi
· Mon Dec 19 12:31:26 2022 +0100
2f51cf9
clk: imx: rename video_pll1 to video_pll
by Dario Binacchi
· Mon Dec 19 12:31:25 2022 +0100
22d85d2
clk: imx8mn: rename vpu_pll to m7_alt_pll
by Dario Binacchi
· Mon Dec 19 12:31:24 2022 +0100
8603db4
clk: nuvoton: fix bug for calculate pll clock
by Jim Liu
· Mon Nov 21 17:15:28 2022 +0800
0a6a0c4
Correct SPL uses of SANDBOX_CLK_CCF
by Simon Glass
· Sun Feb 05 15:40:43 2023 -0700
495e80f
Correct SPL uses of CMD_CLK
by Simon Glass
· Sun Feb 05 15:36:26 2023 -0700
06d8f97
clk: renesas: rcar-gen3: Factor out CPG library
by Hai Pham
· Thu Jan 26 21:06:07 2023 +0100
6811b57
clk: renesas: Add R8A77970 SD0H/SD0 clocks for SDHI
by Hai Pham
· Thu Jan 26 21:06:06 2023 +0100
4dae076
clk: renesas: Switch to new SD clock handling
by Hai Pham
· Sun Jan 29 02:50:22 2023 +0100
85e691e
clk: renesas: Handle E3/D3 RPCSRC clock
by Hai Pham
· Thu Jan 26 21:06:04 2023 +0100
e83700a
clk: renesas: Introduce and use rcar_clk_get_rate64_div_table function
by Hai Pham
· Thu Jan 26 21:06:03 2023 +0100
b2970fd
clk: renesas: Convert Gen2/Gen3 clock tables to clk-provider struct clk_div_table
by Marek Vasut
· Thu Jan 26 21:06:02 2023 +0100
1bd2521
clk: renesas: Drop core param from gen3_clk_get_rate64_pll_mul_reg
by Marek Vasut
· Thu Jan 26 21:02:05 2023 +0100
a80b061
clk: renesas: Use pre-defined offset for RPC clocks
by Hai Pham
· Thu Jan 26 21:02:04 2023 +0100
f6b3202
clk: renesas: Add and enable CPG reset driver
by Marek Vasut
· Thu Jan 26 21:02:03 2023 +0100
f144d50
clk: renesas: r8a7796: Add R8A77961 CPG/MSSR support
by Hai Pham
· Thu Jan 26 21:02:02 2023 +0100
cef5c2f
clk: renesas: Rename CLK_R8A7796 to CLK_R8A77960
by Hai Pham
· Thu Jan 26 21:02:01 2023 +0100
ffdcb5d
clk: renesas: Synchronize R8A774E1 RZ/G2H clock tables with Linux 6.1.7
by Marek Vasut
· Sun Jan 29 02:37:50 2023 +0100
d4b102a
clk: renesas: Synchronize R8A774C0 RZ/G2E clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:59 2023 +0100
43b3fdb
clk: renesas: Synchronize R8A774B1 RZ/G2N clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:58 2023 +0100
7883e0d
clk: renesas: Synchronize R8A774A1 RZ/G2M clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:57 2023 +0100
569acef
clk: renesas: Synchronize R8A779A0 V3U clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:56 2023 +0100
d1ff7e0
clk: renesas: Synchronize R8A77995 D3 clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:55 2023 +0100
fdc9314
clk: renesas: Synchronize R8A77990 E3 clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:54 2023 +0100
c3bb162
clk: renesas: Synchronize R8A77980 V3H clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:53 2023 +0100
d5b2e95
clk: renesas: Synchronize R8A77965 M3-N clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:52 2023 +0100
fd44059
clk: renesas: Synchronize R8A77960 M3-W and R8A77961 M3-W+ clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:51 2023 +0100
ade5532
clk: renesas: Synchronize R8A7795 H3 clock tables with Linux 6.1.7
by Marek Vasut
· Thu Jan 26 21:01:50 2023 +0100
Next »