Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5f7aac27b708f8618f6e698082982d9256543034 / board / freescale / mpc8540ads / ddr.c
  1. a06d74c fsl-ddr: use the 1T timing as default configuration by Dave Liu · Fri Nov 21 16:31:43 2008 +0800
  2. fa44036 Pass dimm parameters to populate populate controller options by Haiying Wang · Fri Oct 03 12:36:55 2008 -0400
  3. af5b326 FSL DDR: Convert MPC8540ADS to new DDR code. by Kumar Gala · Fri Jun 06 13:12:18 2008 -0500