Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
5c05d671db9ca915a1e8bc1e16242184303a40c7
/
drivers
/
net
/
zynq_gem.c
b055f67
net: zynq: Fix sparse warnings in gem
by Michal Simek
· Fri Apr 25 14:17:38 2014 +0200
5031623
net: zynq: Use predefined macros instead of hardcoded value
by Michal Simek
· Tue Feb 25 10:25:38 2014 +0100
12dbc40
net: gem: Add OF initialization support
by Michal Simek
· Mon Feb 24 11:16:30 2014 +0100
4dded98
net: zynq_gem: Calculate clock dividers dynamically
by Soren Brinkmann
· Thu Nov 21 13:39:01 2013 -0800
3b5b992
net: zynq_gem: Move RCLK details out of driver
by Soren Brinkmann
· Thu Nov 21 13:39:00 2013 -0800
216b96d
net: gem: Check if phy was correctly detected
by Michal Simek
· Tue Nov 12 14:25:29 2013 +0100
cbf20b2
net: zynq_gem: Add d-cache support
by Srikanth Thokala
· Fri Nov 08 22:55:48 2013 +0530
bd8ec7e
Coding Style cleanup: remove trailing white space
by Wolfgang Denk
· Mon Oct 07 13:07:26 2013 +0200
d79de1d
Add GPL-2.0+ SPDX-License-Identifier to source files
by Wolfgang Denk
· Mon Jul 08 09:37:19 2013 +0200
ab72cb4
net: gem: Add support for phy autodetection
by Michal Simek
· Mon Apr 22 14:41:09 2013 +0200
73875dc
net: gem: Preserve clk on emio interface
by David Andrey
· Fri Apr 05 17:24:24 2013 +0200
1b0dd5e
net: gem: Pass phy address to init
by David Andrey
· Thu Apr 04 19:13:07 2013 +0200
d9f2c11
net: gem: Fix gem driver on 1Gbps LAN
by Michal Simek
· Mon Oct 15 14:01:23 2012 +0200
a94f84d
net: gem: Do not initialize BDs again
by Michal Simek
· Thu Jan 24 13:04:12 2013 +0100
3b9f30e
net: gem: Simplify return path in zynq_gem_recv
by Michal Simek
· Fri Jan 25 08:24:18 2013 +0100
bb2ad88
net: gem: Remove WRAP bit from TX buffer description
by Michal Simek
· Wed Oct 17 11:03:40 2012 +0200
19dfc47
net: Add driver for Zynq Gem IP
by Michal Simek
· Thu Sep 13 20:23:34 2012 +0000