Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5a90f058f4fbb308ce9052ea5d209d5c6a53f643 / arch / arm / mach-versal
  1. 5f88485 xilinx: kconfig: Move sourcing of board Kconfig to mach folders by Michal Simek · 4 years, 3 months ago
  2. 0768aeb xilinx: zynqmp: synchronize firmware call return payload by Ibai Erkiaga · 4 years, 4 months ago
  3. 7fbe9be versal: fix versal PM ret payload size by Ibai Erkiaga · 4 years, 5 months ago
  4. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · 4 years, 7 months ago
  5. 9758973 common: Drop init.h from common header by Simon Glass · 4 years, 7 months ago
  6. 274e0b0 common: Drop net.h from common header by Simon Glass · 4 years, 7 months ago
  7. 2b61847 arm: asm/cache.c: Introduce arm_reserve_mmu by Ovidiu Panait · 4 years, 8 months ago
  8. dfcd21d arm64: versal: Disable DDR cache mapping if DDR is not enabled by Michal Simek · 4 years, 8 months ago
  9. a9dc068 common: Move get_tbclk() to time.h by Simon Glass · 5 years ago
  10. 81efd2a arm64: xilinx: Move firmware functions from platform to driver by Michal Simek · 5 years ago
  11. e50c104 arm64: versal: Clean pm_api_id usage by Michal Simek · 5 years ago
  12. 6f65820 arm64: versal: Move common board dtb search by Ibai Erkiaga · 5 years ago
  13. f7a7120 clk: versal: Add clock driver support by Siva Durga Prasad Paladugu · 5 years ago
  14. fe2eb11 arm64: zynqmp: Provide a Kconfig option to disable OCM and TCM MMU mapping by Michal Simek · 5 years ago
  15. 21eb5cc arm64: versal: Enable memory mapping via DT by Michal Simek · 6 years ago
  16. 37c2ff8 arm64: versal: Define board_late_init for versal by Siva Durga Prasad Paladugu · 6 years ago
  17. f56f7d1 arm64: versal: Move IOU_SWITCH_DIVISOR0 to Kconfig by Michal Simek · 6 years ago
  18. 775aa95 arm64: versal: Add new Kconfig SYS_MEM_RSVD_FOR_MMU by Siva Durga Prasad Paladugu · 6 years ago
  19. c3c3106 arm64: versal: Add Xilinx Versal Virtual QEMU board by Michal Simek · 6 years ago
  20. 4b066a1 arm64: versal: Add support for new Xilinx Versal ACAPs by Michal Simek · 6 years ago