Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
575716cf551227e223c79696e90141c576102cc9
/
arch
/
arm
/
include
/
asm
/
arch-sunxi
/
dram.h
575716c
sunxi: Add a33 dram init code
by Vishnu Patekar
· Sun Mar 01 23:49:39 2015 +0530
f055ed6
sunxi: s/sun8i/sun8i_a23/
by Hans de Goede
· Mon Apr 06 20:55:39 2015 +0200
dea16d2
sunxi: dram: Un-inline dram helper functions
by Hans de Goede
· Wed Feb 04 12:14:56 2015 +0100
59ed601
sunxi: Fix buggy sun6i/sun8i DRAM size detection logic
by Siarhei Siamashka
· Wed Dec 24 18:58:17 2014 +0200
966d239
sun8i: Add dram initialization support
by Hans de Goede
· Sun Dec 07 14:34:27 2014 +0100
41dea71
sunxi: Use memcmp for mctl_mem_matches
by Hans de Goede
· Mon Dec 08 14:17:08 2014 +0100
b29de01
sunxi: Fill memory before comparing it when doing dram init on sun6i
by Hans de Goede
· Mon Dec 08 13:58:53 2014 +0100
36b2570
sunxi: Move await_completion dram helper to dram.h
by Hans de Goede
· Mon Dec 08 13:38:21 2014 +0100
3152122
sun6i: Add dram initialization code
by Hans de Goede
· Sat Oct 25 20:27:23 2014 +0200
5037c45
sun4i: Rename dram files to dram_sun4i.x
by Hans de Goede
· Sun Nov 02 20:31:16 2014 +0100
b1ace77
sunxi: dram: Configurable DQS gating window mode and delay
by Siarhei Siamashka
· Sun Aug 03 05:32:51 2014 +0300
c4f0aa5
sunxi: dram: Add a helper function 'mctl_get_number_of_lanes'
by Siarhei Siamashka
· Sun Aug 03 05:32:50 2014 +0300
8e9c4fd
sunxi: dram: Improve DQS gate data training error handling
by Siarhei Siamashka
· Sun Aug 03 05:32:49 2014 +0300
586757a
sunxi: dram: Configurable MBUS clock speed (use PLL5 or PLL6)
by Siarhei Siamashka
· Sun Aug 03 05:32:47 2014 +0300
3ad063a
sunxi: dram: Re-introduce the impedance calibration ond ODT
by Siarhei Siamashka
· Sun Aug 03 05:32:46 2014 +0300
2f1afcc
sunxi: add sun7i dram setup support
by Ian Campbell
· Mon May 05 11:52:25 2014 +0100