Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
5513638e429ceebaa8342fb0e355417f7d49ef91
/
drivers
/
cpu
/
riscv_cpu.c
6403e3d
smbios: provide type 4 RISC-V SMBIOS Processor ID
by Heinrich Schuchardt
· Mon Jan 29 12:46:05 2024 +0100
d318eb3
treewide: Remove clk_free
by Sean Anderson
· Sat Dec 16 14:38:42 2023 -0500
c0c63fa
cpu: riscv: set correct SMBIOS processor family value
by Heinrich Schuchardt
· Thu Dec 28 08:30:24 2023 +0100
2e4938b
dm: core: Drop ofnode_is_available()
by Simon Glass
· Tue Sep 06 20:27:17 2022 -0600
3ba929a
common: Drop asm/global_data.h from common header
by Simon Glass
· Fri Oct 30 21:38:53 2020 -0600
b75b15b
dm: treewide: Rename ..._platdata variables to just ..._plat
by Simon Glass
· Thu Dec 03 16:55:23 2020 -0700
71fa5b4
dm: treewide: Rename 'platdata' variables to just 'plat'
by Simon Glass
· Thu Dec 03 16:55:18 2020 -0700
791fa45
cpu: Convert the methods to use a const udevice *
by Simon Glass
· Sun Jan 26 22:06:27 2020 -0700
5a9ecb2
Revert "Merge tag 'dm-pull-20jul20' of git://git.denx.de/u-boot-dm"
by Tom Rini
· Fri Jul 24 08:42:06 2020 -0400
7a6b641
cpu: Convert the methods to use a const udevice *
by Simon Glass
· Sun Jan 26 22:06:27 2020 -0700
4ae7a95
riscv: cpu: check and append L1 cache to cpu features
by Sagar Shrikant Kadam
· Sun Jun 28 07:45:03 2020 -0700
afc0c19
riscv: cpu: correctly handle the setting of CPU_FEAT_MMU bit
by Sagar Shrikant Kadam
· Sun Jun 28 07:45:02 2020 -0700
d2a10ff
riscv: Enable cpu clock if it is present
by Sean Anderson
· Wed Jun 24 06:41:22 2020 -0400
4724409
riscv: Try to get cpu frequency from a "clocks" node if it exists
by Sean Anderson
· Wed Jun 24 06:41:21 2020 -0400
4dcacfc
common: Drop linux/bitops.h from common header
by Simon Glass
· Sun May 10 11:40:13 2020 -0600
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
33d46a2
riscv: cpu: Skip unavailable hart in the get_count() op
by Bin Meng
· Thu Aug 08 00:52:08 2019 -0700
04098f9
cpu: Bind timer driver for boot hart
by Atish Patra
· Mon Feb 25 08:15:14 2019 +0000
c4fcb62
cpu: Add a RISC-V CPU driver
by Bin Meng
· Wed Dec 12 06:12:26 2018 -0800