Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4f97aac7982bbddff15ef7a67bbce908eadaeead / board / freescale / mx7ulp_evk
  1. 79d3f92 mx7ulp_evk: Update DDR freq to 352.8Mhz for ULP B0 by Ye Li · 6 years ago
  2. 15c8093 mx7ulp: Select the SCG1 APLL PFD as a system clock source by Ye Li · 6 years ago
  3. 87cff10 mx7ulp_evk: Change APLL and its PFD0 frequencies by Ye Li · 6 years ago
  4. 2ed2ecc mx7ulp_evk: Update LPDDR3 script by Ye Li · 6 years ago
  5. 8fb2792 mx7ulp: Fix APLL num and denom setting issue by Ye Li · 6 years ago
  6. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · 7 years ago
  7. f7765d7 imx: imx7ulp: add EVK board support by Peng Fan · 8 years ago