Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 441b0545593167ac35635534f79a30dd9a2128bf / drivers / clk / aspeed
  1. b7d76ac clk: aspeed: Add support for SD clock by Eddie James · 5 years ago
  2. d7f3789 aspeed: ast2500: fix D2-PLL clock setting in RGMII mode by Cédric Le Goater · 6 years ago
  3. 62b4bfd aspeed: ast2500: fix missing break in D2PLL clock enablement by Cédric Le Goater · 6 years ago
  4. d6e53c7 drivers: cosmetic: Convert SPDX license tags to Linux Kernel style by Patrick Delaunay · 6 years ago
  5. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · 7 years ago
  6. ba1dea4 dm: Rename dev_addr..() functions by Simon Glass · 8 years ago
  7. a91f1d2 aspeed: Refactor SCU to use consistent mask & shift by maxims@google.com · 8 years ago
  8. 15016af aspeed: Add support for Clocks needed by MACs by maxims@google.com · 8 years ago
  9. 995167b aspeed: Add P-Bus clock in ast2500 clock driver by maxims@google.com · 8 years ago
  10. adea66c aspeed: Make SCU lock/unlock functions part of SCU API by maxims@google.com · 8 years ago
  11. d067217 aspeed: ast2500: Fix H-PLL and M-PLL clock rate calculation by maxims@google.com · 8 years ago
  12. 2d5a2ad aspeed: Add basic ast2500-specific drivers and configuration by maxims@google.com · 8 years ago