Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 42c6ace78c49e837440a7af9e9ae8d4c3d8212d2 / doc / README.440-DDR-performance
  1. e335ee0 PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performance by Stefan Roese ยท Fri Jul 28 18:34:58 2006 +0200