Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
40eb3c377909fa298e60e3c1f6b985125fcf79f5
/
drivers
/
phy
/
cadence
/
phy-cadence-sierra.c
ac7540f
phy: cadence: Sierra: Move the link operations from serdes phy to link device
by Aswath Govindraju
· Fri Mar 04 17:45:25 2022 +0530
f01608f
phy: cadence: Sierra: Add support for skipping configuration
by Aswath Govindraju
· Fri Jan 28 13:41:50 2022 +0530
e51f3e5
phy: cadence: Sierra: Add PCIe + QSGMII PHY multilink configuration
by Swapnil Jakhade
· Fri Jan 28 13:41:49 2022 +0530
547eec4
phy: cadence: Sierra: Add support for PHY multilink configurations
by Swapnil Jakhade
· Fri Jan 28 13:41:48 2022 +0530
7b7f88b
phy: cadence: Sierra: Update single link PCIe register configuration
by Swapnil Jakhade
· Fri Jan 28 13:41:47 2022 +0530
b5c512f
phy: cadence: Sierra: Check PIPE mode PHY status to be ready for operation
by Swapnil Jakhade
· Fri Jan 28 13:41:46 2022 +0530
13a6208
phy: cadence: Sierra: Check cmn_ready assertion during PHY power on
by Swapnil Jakhade
· Fri Jan 28 13:41:45 2022 +0530
aa20b30
phy: cadence: Sierra: Add PHY PCS common register configurations
by Swapnil Jakhade
· Fri Jan 28 13:41:44 2022 +0530
5b6b3dc
phy: cadence: Sierra: Rename some regmap variables to be in sync with Sierra documentation
by Swapnil Jakhade
· Fri Jan 28 13:41:43 2022 +0530
0d372ea
phy: cadence: Sierra: Add support to get SSC type from device tree.
by Swapnil Jakhade
· Fri Jan 28 13:41:42 2022 +0530
e42a847
phy: cadence: Sierra: Prepare driver to add support for multilink configurations
by Swapnil Jakhade
· Fri Jan 28 13:41:40 2022 +0530
304341f
phy: cadence: Sierra: Model PLL_CMNLC and PLL_CMNLC1 as a clock
by Aswath Govindraju
· Fri Jan 28 13:41:36 2022 +0530
11fcd0e
phy: cadence: Sierra: Add a UCLASS_PHY device for links
by Aswath Govindraju
· Fri Jan 28 13:41:35 2022 +0530
25f8b37
phy: cadence: Sierra: Add missing clk_disable_unprepare() in .remove callback
by Kishon Vijay Abraham I
· Fri Jan 28 13:41:34 2022 +0530
d604252
phy: cadence: Sierra: Add array of input clocks in "struct cdns_sierra_phy"
by Kishon Vijay Abraham I
· Fri Jan 28 13:41:33 2022 +0530
12fbc5c
phy: cadence: Sierra: Move all reset_control_get*() to a separate function
by Kishon Vijay Abraham I
· Fri Jan 28 13:41:32 2022 +0530
47d0bcb
phy: cadence: Sierra: Move all clk_get_*() to a separate function
by Kishon Vijay Abraham I
· Fri Jan 28 13:41:31 2022 +0530
030625f
phy: cadence: Sierra: Create PHY only for "phy" or "link" sub-nodes
by Kishon Vijay Abraham I
· Fri Jan 28 13:41:30 2022 +0530
1ff2b71
phy: cadence: Sierra: Fix PHY power_on sequence
by Kishon Vijay Abraham I
· Fri Jan 28 13:41:29 2022 +0530
a366626
phy: cadence: sierra: Fix for USB3 U1/U2 state
by Sanket Parmar
· Fri Jan 28 13:41:28 2022 +0530
fda76da
phy: cadence: Add driver for Sierra PHY
by Alan Douglas
· Wed Jul 21 21:28:36 2021 +0530