Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
40244927119483b996cce1272346013e1f66b58e
/
arch
/
arm
/
dts
/
zynq-cse-nor.dts
c1bb21b
arm: zynq: Fix indentation for zynq-cse targets
by Michal Simek
· Fri Jul 20 10:17:17 2018 +0200
bd35b56
arm: zynq: Remove fclk-enable property for cse-nor target
by Michal Simek
· Fri Jul 20 10:16:21 2018 +0200
f3e0ed4
arm: zynq: Add parallel NOR flash mini u-boot configuration for zynq
by Siva Durga Prasad Paladugu
· Mon Jul 16 15:57:02 2018 +0530