Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 358415a0c0cd4fe6cc515b9b665e75c647792992 / drivers / clk / clk_zynqmp.c
  1. abb9a04 Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"" by Tom Rini · Sat May 18 20:20:43 2024 -0600
  2. 32fa621 clk: Remove <common.h> and add needed includes by Tom Rini · Wed May 01 19:30:36 2024 -0600
  3. d318eb3 treewide: Remove clk_free by Sean Anderson · Sat Dec 16 14:38:42 2023 -0500
  4. 1a3427b clk: treewide: switch to clock dump from clk_ops by Igor Prusov · Thu Nov 09 13:55:15 2023 +0300
  5. 0d84dcd clk: zynqmp: enable topsw_lsbus clock by Venkatesh Yadav Abbarapu · Mon Dec 04 14:15:15 2023 +0530
  6. 0a08f44 clk: zynqmp: Add gem rx and tsu clocks to return register by Ashok Reddy Soma · Thu Jul 20 01:28:59 2023 -0600
  7. 025964b clk: zynqmp: Add set_rate support for gem rx and tsu clks by Ashok Reddy Soma · Wed Jul 19 02:49:12 2023 -0600
  8. a7acb53 xilinx: Consolidate zynqmp_mmio_read/write in zynqmp_firmware.h by Michal Simek · Fri Jun 23 14:51:57 2023 +0200
  9. 9a99093 clk: zynqmp: Add fallthrough statement in the switch case by Algapally Santosh Sagar · Fri May 19 17:08:15 2023 +0530
  10. acff4c8 clk: zynqmp: Add support for for DP audio/video clocks by Michal Simek · Tue Mar 29 13:13:56 2022 +0200
  11. 544f448 clk: zynqmp: Fix gem tx/rx/ref clock handling by Michal Simek · Fri Oct 29 13:13:38 2021 +0200
  12. 66a3892 clk: zynqmp: Add support for setting up clock for USB by Michal Simek · Fri Oct 29 13:13:37 2021 +0200
  13. 97790fb clk: zynqmp: Add support for enabling clock on lpd_lsbus by Michal Simek · Thu Jul 01 19:01:42 2021 +0200
  14. 97ab47d clk: zynqmp: Fix clk dump values by T Karthik Reddy · Wed Feb 24 23:44:46 2021 -0700
  15. 2aa360e clk: zynqmp: Add support to enable clocks by T Karthik Reddy · Wed Feb 03 03:10:45 2021 -0700
  16. 65130cd dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET() by Simon Glass · Mon Dec 28 20:34:56 2020 -0700
  17. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  18. 3309308 xilinx: drivers: Use '_' instead of '-' in driver name by Michal Simek · Tue Jan 07 08:50:34 2020 +0100
  19. 0f2af88 common: Drop log.h from common header by Simon Glass · Sun May 10 11:40:05 2020 -0600
  20. 9bc1564 dm: core: Create a new header file for 'compat' features by Simon Glass · Mon Feb 03 07:36:16 2020 -0700
  21. d66c5f7 dm: core: Require users of devres to include the header by Simon Glass · Mon Feb 03 07:36:15 2020 -0700
  22. ebddf49 arm64: zynqmp: Switch to xlnx-zynqmp-clk header by Michal Simek · Mon Oct 14 15:42:03 2019 +0200
  23. 488f0e7 clk: zynqmp: Fixed the same if/else part error reported by coverity by Vipul Kumar · Wed Jun 27 10:44:45 2018 +0530
  24. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  25. bdfb5c4 Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR by Tom Rini · Wed Apr 18 13:50:47 2018 -0400
  26. d260ac7 clk: zynqmp: Add new compatible string for clock driver by Michal Simek · Wed Feb 21 13:59:21 2018 +0100
  27. c35e5f6 arm64: zynqmp: Print the value of pl clocks and wdt clock using clk dump by Vipul Kumar · Wed Mar 07 14:52:44 2018 +0530
  28. ec12b8b clk: zynqmp: Remove unused macros/variables by Michal Simek · Mon Apr 24 14:06:27 2017 +0200
  29. bcfc086 clk: zynqmp: Dont panic incase of mmio write/read failures by Siva Durga Prasad Paladugu · Thu Apr 13 16:59:38 2017 +0530
  30. f0471e9 clk: zynqmp: Add support for CCF driver by Siva Durga Prasad Paladugu · Fri Feb 03 23:56:49 2017 +0530
  31. 11c89f3 dm: Use dm.h header when driver mode is used by Simon Glass · Wed May 17 17:18:03 2017 -0600
  32. 468b55f clk: zynqmp: Add clock driver support for zynqmp by Siva Durga Prasad Paladugu · Tue Nov 15 16:15:41 2016 +0530