Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 342eb8103a97be3803369ebcc1f7f43a24866521 / arch / mips / Kconfig
  1. 845e0fd mips: mt76xx: Add sysreset support by Stefan Roese · Thu Aug 16 15:27:32 2018 +0200
  2. 65da15e mips: Add basic MediaTek MT7620/88 support by Stefan Roese · Wed Sep 05 15:12:35 2018 +0200
  3. e3b432d MIPS: cache: make index base address configurable by Daniel Schwierzeck · Fri Sep 07 19:02:05 2018 +0200
  4. 2cc9a77 MIPS: start.S: make boot config at offset 0x10 configurable by Daniel Schwierzeck · Fri Sep 07 19:18:44 2018 +0200
  5. d45008f mips: au1x00: Remove support for these SoCs by Tom Rini · Wed Jul 11 09:05:25 2018 -0400
  6. d094872 mips: dbau1x00: Remove this board by Tom Rini · Mon Jul 09 15:09:55 2018 -0400
  7. 2e7c819 dm: Change CMD_DM enabling by Michal Simek · Mon Jul 23 15:55:14 2018 +0200
  8. 84f3dec Kconfig: Sort bool, default, select and imply options by Michal Simek · Mon Jul 23 15:55:13 2018 +0200
  9. 87551f1 env: Convert CONFIG_ENV_IS_IN... to a choice by Simon Glass · Thu Aug 03 12:21:59 2017 -0600
  10. 41f661d Convert CONFIG_ENV_IS_IN_FLASH to Kconfig by Simon Glass · Sun Jul 23 21:19:41 2017 -0600
  11. 73c18b4 Convert CONFIG_ENV_IS_IN_MMC/NAND/UBI and NOWHERE to Kconfig by Simon Glass · Sun Jul 23 21:19:39 2017 -0600
  12. a315bcd boston: Setup memory ranges in FDT provided to Linux by Paul Burton · Sun Apr 30 21:22:42 2017 +0200
  13. a6ac965 boston: Move CM GCRs away from flash by Paul Burton · Sun Apr 30 21:22:41 2017 +0200
  14. 3d6864a MIPS: Make CM GCR base configurable by Paul Burton · Fri May 12 13:26:11 2017 +0200
  15. 98a97a8 MIPS: add initial infrastructure for Broadcom MIPS SoCs by Álvaro Fernández Rojas · Tue Apr 25 00:39:20 2017 +0200
  16. 41dc35e MIPS: add possibility to setup initial stack and global data in SRAM by Daniel Schwierzeck · Sat Jun 04 16:13:21 2016 +0200
  17. 754cd05 MIPS: make inclusion of ROM exception vectors configurable by Daniel Schwierzeck · Sun Feb 14 18:52:57 2016 +0100
  18. f5de32a boston: Introduce support for the MIPS Boston development board by Paul Burton · Thu Sep 08 07:47:39 2016 +0100
  19. 59a4c8b MIPS: Malta: Enable CM & L2 support by Paul Burton · Wed Sep 21 11:18:56 2016 +0100
  20. 8156078 MIPS: L2 cache support by Paul Burton · Wed Sep 21 11:18:54 2016 +0100
  21. 79ac174 MIPS: Map CM Global Control Registers by Paul Burton · Wed Sep 21 11:18:53 2016 +0100
  22. 1d153b3 mips: Add MIPSfpga platform support by Zubair Lutfullah Kakakhel · Fri Jul 29 15:11:20 2016 +0100
  23. 79e49fd MIPS: Make CONFIG_SYS_DCACHE_LINE_SIZE int, not hex by Paul Burton · Thu Jun 09 13:09:52 2016 +0100
  24. 62f1352 MIPS: Split I & D cache line size config by Paul Burton · Fri May 27 14:28:05 2016 +0100
  25. 5e51142 MIPS: Move cache sizes to Kconfig by Paul Burton · Fri May 27 14:28:04 2016 +0100
  26. c7661d5 MIPS: add tune for MIPS 34kc by Daniel Schwierzeck · Fri May 27 15:39:39 2016 +0200
  27. 825cfbd malta: Allow MIPS64 builds by Paul Burton · Thu May 26 14:49:36 2016 +0100
  28. a31a3df malta: Use device model & tree for UART by Paul Burton · Tue May 17 07:43:28 2016 +0100
  29. 1c10e0d malta: Support MIPS32r6 configurations by Paul Burton · Mon May 16 10:52:14 2016 +0100
  30. 55e29dd MIPS: Support for targetting MIPSr6 by Paul Burton · Mon May 16 10:52:12 2016 +0100
  31. 3246437 MIPS: Simplify CONFIG_SYS_CPU values by Paul Burton · Mon May 16 10:52:11 2016 +0100
  32. a9c6e8b mips: Add MIPS 74Kc tune by Marek Vasut · Fri May 06 20:10:33 2016 +0200
  33. 833a1a8 mips: add base support for QCA/Atheros ath79 SOCs by Wills Wang · Wed Mar 16 16:59:52 2016 +0800
  34. 8c60f92 Fix various typos, scattered over the code. by Robert P. J. Day · Wed May 04 04:47:31 2016 -0400
  35. 825b321 MIPS: initial infrastructure for Microchip PIC32 architecture by Purna Chandra Mandal · Thu Jan 28 15:30:10 2016 +0530
  36. 8d6600b MIPS: Support dynamic I/O port base address by Paul Burton · Fri Jan 29 13:54:52 2016 +0000
  37. 02ca55e MIPS: kconfig: add option for MIPS_L1_CACHE_SHIFT by Daniel Schwierzeck · Sat Jan 09 17:32:50 2016 +0100
  38. aadd332 MIPS: Kconfig: optimize gcc -march and -mtune setup by Daniel Schwierzeck · Sat Dec 26 19:55:37 2015 +0100
  39. 17491a8 Move default y configs out of arch/board Kconfig by Joe Hershberger · Mon Jun 22 16:15:29 2015 -0500
  40. f069960 arch: Make board selection choices optional by Joe Hershberger · Tue May 12 14:46:23 2015 -0500
  41. d1b29d2 MIPS: implement device-tree handover to Linux kernel by Daniel Schwierzeck · Sun Feb 22 16:58:30 2015 +0100
  42. 6832bdc MIPS: allow systems to skip loads during cache init by Paul Burton · Thu Jan 29 01:28:02 2015 +0000
  43. 7dca686 MIPS: add Kconfig option for CONFIG_SWAP_IO_SPACE by Daniel Schwierzeck · Sun Jan 18 22:00:18 2015 +0100
  44. dfbad0f MIPS: replace $(CPU) with Kconfig symbols by Daniel Schwierzeck · Sun Jan 18 21:59:35 2015 +0100
  45. 8d7ff4d MIPS: bootm: prepare a flattened device tree for the kernel by Daniel Schwierzeck · Wed Jan 14 21:44:13 2015 +0100
  46. c07dc60 MIPS: bootm: refactor preparation of Linux kernel environment by Daniel Schwierzeck · Wed Jan 14 21:44:13 2015 +0100
  47. f9749fa MIPS: bootm: refactor preparation of Linux kernel command line by Daniel Schwierzeck · Wed Jan 14 21:44:13 2015 +0100
  48. 94384d1 MIPS: kconfig: merge targets qemu_mips and qemu_mips64 by Daniel Schwierzeck · Sun Oct 26 14:14:07 2014 +0100
  49. 99e7af2 MIPS: kconfig: globally define CONFIG_SYS_CPU for MIPS by Daniel Schwierzeck · Sun Oct 26 14:14:07 2014 +0100
  50. 256034d MIPS: kconfig: add options for CPU type select by Daniel Schwierzeck · Sun Oct 26 14:14:07 2014 +0100
  51. a4c242b MIPS: kconfig: add options for endianess select by Daniel Schwierzeck · Sun Oct 26 14:14:07 2014 +0100
  52. ee2e54f mips: enable CONFIG_USE_PRIVATE_LIBGCC by default by Masahiro Yamada · Fri Oct 24 01:30:46 2014 +0900
  53. 0d82bad kconfig: remove redundant "string" type in arch and board Kconfigs by Masahiro Yamada · Sun Sep 14 03:01:49 2014 +0900
  54. d3ae678 kconfig: add board Kconfig and defconfig files by Masahiro Yamada · Wed Jul 30 14:08:14 2014 +0900