Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2b323511678a1e7601b41ce8a98c7f7f31ef6b17 / board / freescale / p1_p2_rdb / ddr.c
  1. 2b32351 powerpc/85xx: Optimized DDR settings for 800MT/s on P1/P2 RDB by Poonam Aggrwal · Mon Feb 07 17:17:28 2011 +0530
  2. 56a9899 powerpc/85xx: Use DDR for RAMBOOT instead of L2 SRAM on p1_p2_rdb by Priyanka Jain · Tue Feb 08 13:13:15 2011 +0530
  3. 2717719 powerpc/85xx: Declare fsl_ddr_set_memctl_regs in <asm/fsl_ddr_sdram.h> by Kumar Gala · Tue Jan 25 01:48:03 2011 -0600
  4. f77ca5d powerpc/85xx: Remove DATARATE_*_MHZ defines in static ddr init by Kumar Gala · Mon Jan 24 23:36:17 2011 -0600
  5. 5e35d8a mpc85xx boards: initdram() cleanup/bugfix by Becky Bruce · Fri Dec 17 17:17:56 2010 -0600
  6. 9cd9e13 85xx/p1_p2_rdb: Modify the CLK_CTRL value for DDR at 667MHz by Poonam Aggrwal · Wed Jun 23 19:32:28 2010 +0530
  7. a417d6b 85xx/p1_p2_rdb: Fixing DDR configuration for 800MHz data rate by Poonam Aggrwal · Tue Oct 27 09:36:38 2009 +0530
  8. a4f546d 85xx/p1_p2rdb: Fix crash while configuring 32 bit DDR i/f for P1020RDB. by Poonam Aggrwal · Tue Oct 27 09:26:55 2009 +0530
  9. dfa652d ppc/85xx: 32bit DDR changes for P1020/P1011 by Poonam Aggrwal · Sat Sep 19 17:50:17 2009 +0530
  10. 24aa71a ppc/8xxx: Remove ddr_pd_cntl register since it doesn't exist by Kumar Gala · Tue Sep 01 22:01:54 2009 -0500
  11. 987862c 85xx: Add support for P2020RDB board by Poonam Aggrwal · Wed Aug 05 13:29:24 2009 +0530