Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2a77a128e65706af1595640892606f562da09a46 / drivers / ddr / fsl / options.c
  1. 2a77a12 drivers/ddr/fsl: Disabling data init if ECC is not enabled by York Sun · 9 years ago
  2. 5219944 driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discrete by Shengzhou Liu · 9 years ago
  3. 5cb12f6 driver/ddr/fsl: Update DDR4 RTT values by York Sun · 9 years ago
  4. 999273f drivers/ddr/fsl: Adjust bstopre value by York Sun · 9 years ago
  5. fc63b28 driver/ddr/fsl: Fix driver to support empty first slot by York Sun · 10 years ago
  6. 2c0b62d driver/ddr/fsl: Add support for multiple DDR clocks by York Sun · 10 years ago
  7. c1bf24f driver/ddr/fsl: Fix tXP and tCKE by York Sun · 10 years ago
  8. 79a779b driver/ddr: Restruct driver to allow standalone memory space by York Sun · 10 years ago
  9. edbeee1 drivers/ddr: Fix possible out of bounds error by York Sun · 11 years ago
  10. 2896cb7 driver/ddr/fsl: Add DDR4 support to Freescale DDR driver by York Sun · 11 years ago
  11. c459ae6 driver/ddr: Add 256 byte interleaving support by York Sun · 11 years ago
  12. f062659 Driver/DDR: Moving Freescale DDR driver to a common driver by York Sun · 11 years ago[Renamed (97%) from arch/powerpc/cpu/mpc8xxx/ddr/options.c]
  13. 4a71741 powerpc: Fix CamelCase warnings in DDR related code by Priyanka Jain · 11 years ago
  14. 4889c98 powerpc/mpc8xxx: Add x4 DDR device support by York Sun · 11 years ago
  15. d79de1d Add GPL-2.0+ SPDX-License-Identifier to source files by Wolfgang Denk · 11 years ago
  16. d01babd powerpc/mpc8xxx: Add auto select bank interleaving mode by York Sun · 12 years ago
  17. 98df4d1 powerpc/mpc8xxx: Fix DDR driver handling quad-rank DIMMs and address calculation by York Sun · 12 years ago
  18. e2cba15 powerpc/mpc8xxx: Move HWCONFIG_BUFFER_SIZE into config.h by York Sun · 12 years ago
  19. e8dc17b powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleaving by York Sun · 12 years ago
  20. 59cb44c arch/powerpc/cpu/mpc8xxx/ddr/options.c: Fix GCC 4.6 build warning by Kumar Gala · 13 years ago
  21. 454f507 powerpc/mpc8xxx: Add DDR2 to unified DDR driver by York Sun · 13 years ago
  22. f0345e2 powerpc/mpc8xxx: Move DDR RCW overriding to common code by York Sun · 13 years ago
  23. 3c5ffd4 powerpc/mpc8xxx: fix DDR data width checking by York Sun · 13 years ago
  24. dd803dd powerpc/mpc8xxx: Add 16-bit support for DDR3 by York Sun · 14 years ago
  25. 5fb9f6f powerpc/mpc8xxx: adjust DDR burst length and chop accroding to sdram width by York Sun · 14 years ago
  26. ba0c2eb mpc85xx: Enable unique mode registers and dynamic ODT for DDR3 by York Sun · 14 years ago
  27. 0ac71ea mpc8xxx: Enable ECC on/off control in hwconfig by York Sun · 14 years ago
  28. 7230160 powerpc/8xxx: Add hwconfig APIs to address early parsing used by DDR init by Kumar Gala · 14 years ago
  29. f582d98 powerpc/8xxx: Move fsl_is_spd() into generic 8xxx ddr code by Kumar Gala · 14 years ago
  30. 1714e49 powerpc/8xxx: Improvement to DDR parameters by york · 14 years ago
  31. 4260372 powerpc/8xxx: Enabled address hashing for 85xx by york · 14 years ago
  32. f4f93c6 powerpc/8xxx: Enable quad-rank DIMMs. by york · 14 years ago
  33. 93799ca powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4 by york · 14 years ago
  34. 6404209 powerpc/8xxx: Enabled hwconfig for memory interleaving by Kumar Gala · 14 years ago
  35. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · 15 years ago[Renamed from arch/ppc/cpu/mpc8xxx/ddr/options.c]
  36. 29514c7 ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU by Peter Tyser · 15 years ago[Renamed from cpu/mpc8xxx/ddr/options.c]
  37. 707aa5c fsl-ddr: change the default burst mode for DDR3 by Dave Liu · 15 years ago
  38. 64ee7df fsl-ddr: add the override for write leveling by Dave Liu · 15 years ago
  39. 0f9318f fsl-ddr: Fix the chip-select interleaving issue by Dave Liu · 15 years ago
  40. 4be87b2 fsl-ddr: add the DDR3 SPD infrastructure by Dave Liu · 16 years ago
  41. c0f3b3c fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controller by Kumar Gala · 16 years ago
  42. a06d74c fsl-ddr: use the 1T timing as default configuration by Dave Liu · 16 years ago
  43. b135d93 fsl ddr skip interleaving if not supported. by Ed Swarthout · 16 years ago
  44. b834f92 Check DDR interleaving mode by Haiying Wang · 16 years ago
  45. fa44036 Pass dimm parameters to populate populate controller options by Haiying Wang · 16 years ago
  46. 124b082 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago