Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 286e77f8bf47df32d2d786b6590eeaccd6bcf095 / drivers / clk / rockchip / clk_rk3036.c
  1. f20995b rockchip: clk: remove RATE_TO_DIV by Kever Yang · Thu Jul 27 12:54:02 2017 +0800
  2. 99b546d rockchip: clk: update dwmmc clock div by Kever Yang · Thu Jul 27 12:54:01 2017 +0800
  3. ef5eb17 rockchip: clk: rk3036: correct setting for pll integer mode by Kever Yang · Tue Jun 13 10:03:11 2017 +0800
  4. b45fc40 rockchip: clock: rk3036: some fix according TRM by Kever Yang · Mon May 15 20:52:16 2017 +0800
  5. cb04ad2 rockchip: rk3036: clean mask definition for cru reg by Kever Yang · Mon May 15 20:52:15 2017 +0800
  6. ba1dea4 dm: Rename dev_addr..() functions by Simon Glass · Wed May 17 17:18:05 2017 -0600
  7. 6682b9b rockchip: clk: rk3036: add ciu_clk entry for eMMC/SDIO by Xu Ziyuan · Sun Apr 16 17:44:43 2017 +0800
  8. 3814f0e rockchip: rk3036: Move rockchip_get_cru() out of the driver by Simon Glass · Sat Oct 01 20:04:50 2016 -0600
  9. 1b7dcc3 rockchip: remove log2 reimplementation from clock drivers by Heiko Stübner · Fri Jul 22 23:51:06 2016 +0200
  10. 4776f0b move: rockchip: move clock drivers into a subdirectory by Heiko Stübner · Fri Jul 29 14:47:21 2016 +0200[Renamed from drivers/clk/clk_rk3036.c]
  11. a962243 clk: convert API to match reset/mailbox style by Stephen Warren · Fri Jun 17 09:44:00 2016 -0600
  12. 859f256 Rename reset to sysreset by Stephen Warren · Thu May 12 12:03:35 2016 -0600
  13. 410d45c rockchip: clk: Make rkclk_get_clk() SoC-specific by Simon Glass · Thu Jan 21 19:44:05 2016 -0700
  14. 8d32f4b rockchip: Use a separate clock ID for clocks by Simon Glass · Thu Jan 21 19:43:38 2016 -0700
  15. ecf20f6 clk: add static qualifier to local functions by Masahiro Yamada · Wed Jan 13 13:16:10 2016 +0900
  16. 01aa702 rockchip: rk3036: Add clock driver by huang lin · Tue Nov 17 14:20:16 2015 +0800