Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
22eefd94683cb369492f99eb462c77fead49170a
/
arch
/
arm
/
mach-tegra
/
tegra114
47b4c02
doc: replace @return by Return:
by Heinrich Schuchardt
· Wed Jan 19 18:05:50 2022 +0100
dbd7954
common: Drop linux/delay.h from common header
by Simon Glass
· Sun May 10 11:40:11 2020 -0600
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
9758973
common: Drop init.h from common header
by Simon Glass
· Sun May 10 11:40:02 2020 -0600
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
22d567e
Kconfig: Migrate BOARD_LATE_INIT to a select
by Tom Rini
· Sun Jan 22 19:43:11 2017 -0500
532543c
ARM: tegra: add APIs the clock uclass driver will need
by Stephen Warren
· Tue Sep 13 10:45:56 2016 -0600
1453d10
ARM: tegra: add peripheral clock init table
by Stephen Warren
· Tue Sep 13 10:45:55 2016 -0600
e237880
Add more SPDX-License-Identifier tags
by Tom Rini
· Thu Jan 14 22:05:13 2016 -0500
0cab3ec
Various Makefiles: Add SPDX-License-Identifier tags
by Tom Rini
· Tue Nov 10 01:06:16 2015 +0000
0fca329
ARM: tegra114: Clear IDDQ when enabling PLLC
by Thierry Reding
· Tue Sep 08 11:38:04 2015 +0200
4c3aaa7
ARM: tegra: clk_m is the architected timer source clock
by Thierry Reding
· Thu Aug 20 11:42:20 2015 +0200
366b24f
of: clean up OF_CONTROL ifdef conditionals
by Masahiro Yamada
· Wed Aug 12 07:31:55 2015 +0900
a8480ef
Tegra: PLL: use per-SoC pllinfo table instead of PLL_DIVM/N/P, etc.
by Tom Warren
· Thu Jun 25 09:50:44 2015 -0700
f069960
arch: Make board selection choices optional
by Joe Hershberger
· Tue May 12 14:46:23 2015 -0500
ed1632a
ARM: tegra: collect SoC sources into mach-tegra
by Masahiro Yamada
· Fri Feb 20 17:04:04 2015 +0900