Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
219e52c44cd21f75636527fc583d9fe9379792be
/
drivers
/
watchdog
/
xilinx_wwdt.c
dec7ea0
Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"
by Tom Rini
· Mon May 20 13:35:03 2024 -0600
abb9a04
Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet""
by Tom Rini
· Sat May 18 20:20:43 2024 -0600
709c2a2
watchdog: Remove <common.h> and add needed includes
by Tom Rini
· Wed May 01 19:31:35 2024 -0600
a8c9436
arm64: zynqmp: Switch to amd.com emails
by Michal Simek
· Mon Jul 10 14:35:49 2023 +0200
8a351c3
watchdog: versal: Use new compatible xlnx,versal-wwdt
by Michal Simek
· Tue Jun 13 13:22:26 2023 +0200
d630edd
watchdog: versal: Add support for expire now
by Ashok Reddy Soma
· Tue Sep 28 11:31:59 2021 +0530
db1aa0d
watchdog: versal: Add support for basic window watchdog
by Ashok Reddy Soma
· Tue Sep 28 11:31:58 2021 +0530
4ec630b
watchdog: versal: Include header file needed for dev_ functions
by Ashok Reddy Soma
· Tue Aug 10 00:16:12 2021 -0600
4171095
clk: zynq: Add dummy clock enable function
by Michal Simek
· Tue Feb 09 15:28:15 2021 +0100
75e534b
dm: Avoid accessing seq directly
by Simon Glass
· Wed Dec 16 21:20:07 2020 -0700
b75b15b
dm: treewide: Rename ..._platdata variables to just ..._plat
by Simon Glass
· Thu Dec 03 16:55:23 2020 -0700
aad29ae
dm: treewide: Rename ofdata_to_platdata() to of_to_plat()
by Simon Glass
· Thu Dec 03 16:55:21 2020 -0700
fa20e93
dm: treewide: Rename dev_get_platdata() to dev_get_plat()
by Simon Glass
· Thu Dec 03 16:55:20 2020 -0700
71fa5b4
dm: treewide: Rename 'platdata' variables to just 'plat'
by Simon Glass
· Thu Dec 03 16:55:18 2020 -0700
8a2b47f
dm: treewide: Rename auto_alloc_size members to be shorter
by Simon Glass
· Thu Dec 03 16:55:17 2020 -0700
f4aecf4
watchdog: versal: Add support for Xilinx window watchdog
by Ashok Reddy Soma
· Wed Mar 11 03:06:04 2020 -0600