Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
1fa648666e370561e2d0b1e9b137fc3f58f87692
/
drivers
/
spi
/
designware_spi.c
83cfd37
spi: designware_spi: revisit FIFO size detection again
by Axel Lin
· Thu Feb 26 10:45:22 2015 +0800
31a4d8d
dm: spi: Move the per-child data size to the uclass
by Simon Glass
· Sun Jan 25 08:27:07 2015 -0700
67e767d
dt: socfpga: Rename snps, dw-spi-mmio to snps, dw-apb-ssi
by Marek Vasut
· Wed Dec 31 20:14:55 2014 +0100
3895c02
spi: designware_spi: Fix detecting FIFO depth
by Axel Lin
· Tue Jan 06 08:08:25 2015 +0800
571e2a4
spi: designware_spi: Some fixes / changes
by Stefan Roese
· Sun Nov 16 12:47:01 2014 +0100
d987ea6
spi: Add designware master SPI DM driver used on SoCFPGA
by Stefan Roese
· Fri Nov 07 13:50:31 2014 +0100