Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1c47ed2f64d06562da5c32ac54d4c9d445a94475 / board / xes / common / fsl_8xxx_clk.c
  1. 8c70baa Finish conversion of CONFIG_SYS_CLK_FREQ to Kconfig by Tom Rini · Tue Dec 14 13:36:40 2021 -0500
  2. aea2a99 CONFIG_SYS_CLK_FREQ: Consistently be static or get_board_sys_clk() by Tom Rini · Tue Dec 14 13:36:39 2021 -0500
  3. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  4. 4b08dd7 powerpc: P2020: Remove macro CONFIG_P2020 by York Sun · Fri Nov 18 11:08:43 2016 -0800
  5. bd8ec7e Coding Style cleanup: remove trailing white space by Wolfgang Denk · Mon Oct 07 13:07:26 2013 +0200
  6. d79de1d Add GPL-2.0+ SPDX-License-Identifier to source files by Wolfgang Denk · Mon Jul 08 09:37:19 2013 +0200
  7. 9a0709d XPedite5500 board support by John Schmoller · Fri Oct 22 00:20:34 2010 -0500
  8. 2b1a48d xes: Use proper IO access functions by Peter Tyser · Fri Aug 07 13:16:34 2009 -0500
  9. 281e41d xes: Update Freescale clock code to work with 86xx processors by Peter Tyser · Fri May 22 10:26:37 2009 -0500[Renamed (86%) from board/xes/common/fsl_8572_clk.c]
  10. 1c2b329 XPedite5370 board support by Peter Tyser · Wed Dec 17 16:36:23 2008 -0600