Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
15ef0abfbfd445360c989decf4e49adf91c025b1
/
drivers
/
clk
/
uniphier
dec7ea0
Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"
by Tom Rini
· Mon May 20 13:35:03 2024 -0600
abb9a04
Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet""
by Tom Rini
· Sat May 18 20:20:43 2024 -0600
32fa621
clk: Remove <common.h> and add needed includes
by Tom Rini
· Wed May 01 19:30:36 2024 -0600
5f9a871
clk: uniphier: Add missing USB SS-PHY clocks
by Kunihiko Hayashi
· Mon Feb 20 14:50:31 2023 +0900
04f1971
clk: uniphier: Add PCIe clock entry
by Kunihiko Hayashi
· Tue Jul 06 19:01:06 2021 +0900
8a2b47f
dm: treewide: Rename auto_alloc_size members to be shorter
by Simon Glass
· Thu Dec 03 16:55:17 2020 -0700
a89b4de
treewide: convert devfdt_get_addr() to dev_read_addr()
by Masahiro Yamada
· Fri Jul 17 14:36:48 2020 +0900
5a9ecb2
Revert "Merge tag 'dm-pull-20jul20' of git://git.denx.de/u-boot-dm"
by Tom Rini
· Fri Jul 24 08:42:06 2020 -0400
a831cef
treewide: convert devfdt_get_addr() to dev_read_addr()
by Masahiro Yamada
· Fri Jul 17 14:36:48 2020 +0900
c06c1be
common: Drop linux/bug.h from common header
by Simon Glass
· Sun May 10 11:40:08 2020 -0600
9bc1564
dm: core: Create a new header file for 'compat' features
by Simon Glass
· Mon Feb 03 07:36:16 2020 -0700
ec4f6ba
clk: uniphier: add EMMC clock for LD11, LD20, and PXs3
by Masahiro Yamada
· Wed Jul 10 20:07:35 2019 +0900
cdc6f65
clk: uniphier: add NAND 200MHz clock
by Masahiro Yamada
· Wed Dec 19 20:03:20 2018 +0900
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
033d080
clk: uniphier: disable SPL_CLK
by Masahiro Yamada
· Fri Apr 20 18:14:27 2018 +0900
cb2f1d9
clk: uniphier: add ethernet clock control support
by Kunihiko Hayashi
· Wed Apr 18 10:05:33 2018 +0900
5d15b73
clk: uniphier: add NAND controller clock
by Masahiro Yamada
· Sat Oct 14 02:21:19 2017 +0900
52cdec0
clk: uniphier: add PXs3 clock data
by Masahiro Yamada
· Fri Oct 13 19:22:00 2017 +0900
4980668
clk: uniphier: rework for better clock tree structure
by Masahiro Yamada
· Fri Oct 13 19:21:59 2017 +0900
644f5bf
clk: uniphier: add System clock support
by Masahiro Yamada
· Tue Aug 29 01:06:15 2017 +0900
d3c1461
ARM: uniphier: remove sLD3 SoC support
by Masahiro Yamada
· Sun Aug 13 09:01:13 2017 +0900
d626ea4
clk: uniphier: fix unmet direct dependencies warning
by Masahiro Yamada
· Sun Aug 20 22:59:36 2017 +0900
5e05c4d
ARM: uniphier: fix various sparse warnings
by Masahiro Yamada
· Thu Jun 22 16:42:04 2017 +0900
ba1dea4
dm: Rename dev_addr..() functions
by Simon Glass
· Wed May 17 17:18:05 2017 -0600
11c89f3
dm: Use dm.h header when driver mode is used
by Simon Glass
· Wed May 17 17:18:03 2017 -0600
9e34de5
clk: uniphier: fix compatible strings for Pro5, PXs2, LD20 SD clock
by Masahiro Yamada
· Sat Jan 28 06:53:41 2017 +0900
8bdfe0a
clk: uniphier: rework UniPhier clk driver
by Masahiro Yamada
· Mon Oct 17 22:18:01 2016 +0900
c3a29fe
clk: uniphier: allow to have clock node under syscon node
by Masahiro Yamada
· Thu Sep 22 07:42:22 2016 +0900
f18559e
clk: uniphier: move U_BOOT_DRIVER entry to core code
by Masahiro Yamada
· Thu Sep 22 07:42:21 2016 +0900
630c99f
clk: uniphier: constify clock data arrays/structures
by Masahiro Yamada
· Thu Sep 22 07:42:20 2016 +0900
fa1f73f
ARM: uniphier: use (devm_)ioremap() instead of map_sysmem()
by Masahiro Yamada
· Tue Jul 19 21:56:13 2016 +0900
a962243
clk: convert API to match reset/mailbox style
by Stephen Warren
· Fri Jun 17 09:44:00 2016 -0600
dcfbfab
clk: uniphier: add Media I/O clock driver support for PH1-LD11
by Masahiro Yamada
· Tue May 24 21:14:02 2016 +0900
763023c
clk: uniphier: add Media I/O clock driver support for PH1-LD20
by Masahiro Yamada
· Thu Apr 21 14:43:21 2016 +0900
46a624f
clk: uniphier: use devm_get_addr() to get base address
by Masahiro Yamada
· Thu Mar 24 22:32:39 2016 +0900
e4dfb05
clk: uniphier: add Media I/O clock driver for UniPhier SoCs
by Masahiro Yamada
· Tue Feb 02 21:11:32 2016 +0900