Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1563250e7bc8a0dcf531a6bc750486542e2d1877 / arch / riscv / cpu
  1. 85ed77d arch: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD by Simon Glass · Sun Sep 29 19:49:46 2024 -0600
  2. 1c7ed53 riscv: Add AST2700 SoC initial platform support by Chia-Wei Wang · Tue Sep 10 17:39:16 2024 +0800
  3. f5e0307 riscv: u-boot-spl.lds: Remove _image_binary_end alignment by Chia-Wei Wang · Tue Sep 10 17:39:15 2024 +0800
  4. eb422ba andes: Use UCCTLCOMMAND instead of MCCTLCOMMAND by Leo Yu-Chi Liang · Tue May 28 20:57:50 2024 +0800
  5. c6bfa35 riscv: remove cache enablement in start.S by Leo Yu-Chi Liang · Tue May 28 20:49:57 2024 +0800
  6. 5d0bbea andes: Unify naming policy for Andes related source by Leo Yu-Chi Liang · Tue May 14 17:50:11 2024 +0800
  7. 2b62dd6 board: starfive: Rename spl_soc_init() to spl_dram_init() by Lukas Funke · Wed Apr 24 09:43:39 2024 +0200
  8. 2e71a9e board: sifive: Rename spl_soc_init() to spl_dram_init() by Lukas Funke · Wed Apr 24 09:43:38 2024 +0200
  9. 9ae964b riscv: andesv5: Set default cache line size to 64-bytes by Yu Chien Peter Lin · Thu Apr 11 17:29:45 2024 +0800
  10. 801bbf9 riscv: support extension probing using riscv, isa-extensions by Conor Dooley · Mon Mar 18 15:16:03 2024 +0000
  11. 4198155 riscv: don't read riscv, isa in the riscv cpu's get_desc() by Conor Dooley · Mon Mar 18 15:16:02 2024 +0000
  12. 749d467 riscv: cache: Implement dcache for cv1800b by Kongyang Liu · Sun Mar 10 00:54:57 2024 +0800
  13. f752674 riscv: cpu: cv1800b: Add support for cv1800b SoC by Kongyang Liu · Sun Mar 10 00:54:56 2024 +0800
  14. 8a813c1 riscv: add backtrace support by Ben Dooks · Tue Sep 05 13:12:53 2023 +0100
  15. 01a8587 riscv: cpu: improve multi-letter extension detection in supports_extension() by Conor Dooley · Mon Mar 04 23:28:35 2024 +0000
  16. 7862a2a andes: cpu: Enable cache and TLB ECC support by Leo Yu-Chi Liang · Tue Dec 26 14:17:35 2023 +0800
  17. 96e75a8 andes: cpu: Enable memboost feature by Leo Yu-Chi Liang · Tue Dec 26 14:17:34 2023 +0800
  18. 1eb9f91 andes: ae350: Implement cache switch via Kconfig by Leo Yu-Chi Liang · Tue Dec 26 14:17:33 2023 +0800
  19. 34ee3ed riscv: Add a reset_cpu() function by Simon Glass · Fri Dec 15 20:14:09 2023 -0700
  20. 6c6315e riscv: Align the trap handler to 64 bytes by Samuel Holland · Tue Oct 31 00:35:41 2023 -0500
  21. b6b9900 riscv: Remove common.h usage by Tom Rini · Thu Oct 12 19:03:59 2023 -0400
  22. 3b1bcfb riscv: remove dram_init_banksize() by Heinrich Schuchardt · Tue Sep 26 09:16:34 2023 +0200
  23. ac5e68f riscv: andesv5: Prefer using the generic RISC-V timer driver in S-mode by Yu Chien Peter Lin · Fri Sep 29 12:03:07 2023 +0800
  24. b29a747 Merge branch 'next' by Tom Rini · Mon Oct 02 10:55:44 2023 -0400
  25. c32177d riscv: Correct event usage for riscv_cpu_probe/setup by Tom Rini · Mon Sep 04 15:06:35 2023 -0400
  26. f4d52f6 riscv: Rework riscv_cpu_probe for current event macros by Tom Rini · Mon Sep 04 15:06:34 2023 -0400
  27. 85621526 riscv: cpu: jh7110: Imply SPL_SYS_MALLOC_CLEAR_ON_INIT by Shengyu Qu · Fri Aug 25 00:25:20 2023 +0800
  28. 69dea21 Merge tag 'v2023.10-rc4' into next by Tom Rini · Mon Sep 04 10:51:58 2023 -0400
  29. b8357c1 event: Convert existing spy records to simple by Simon Glass · Mon Aug 21 21:16:56 2023 -0600
  30. 7ca0dc0 riscv: cpu: make riscv_cpu_probe to EVT_DM_POST_INIT_R callback by Chanho Park · Fri Aug 18 14:11:03 2023 +0900
  31. 51a9aac common: return type board_get_usable_ram_top by Heinrich Schuchardt · Sat Aug 12 20:16:58 2023 +0200
  32. ac4bf43 riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USE by Shengyu Qu · Wed Aug 09 21:11:33 2023 +0800
  33. 62b89a1 riscv: Add SPL_ZERO_MEM_BEFORE_USE implementation by Shengyu Qu · Wed Aug 09 21:11:32 2023 +0800
  34. 8fe34ac riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHELINE_SIZE by Minda Chen · Mon Aug 07 16:53:37 2023 +0800
  35. 026a932 riscv: define a cache line size for the generic CPU by Heinrich Schuchardt · Fri Jul 21 18:01:18 2023 +0200
  36. 0cbd55b riscv: setup per-hart stack earlier by Bo Gan · Sun Jun 11 16:54:17 2023 -0700
  37. b5f0372 riscv: Rename SiFive CLINT to RISC-V ALINT by Bin Meng · Wed Jun 21 23:11:46 2023 +0800
  38. f69a512 ram: starfive: Read memory size information from EEPROM by Yanhong Wang · Thu Jun 15 17:36:51 2023 +0800
  39. 50e7d71 riscv: Fix alignment of RELA sections in the linker scripts by Bin Meng · Tue Jun 27 09:24:56 2023 +0800
  40. 9307401 dm: Emit the arch_cpu_init_dm() even only before relocation by Simon Glass · Thu May 04 16:50:45 2023 -0600
  41. 4478727 riscv: Update alignment for some sections in linker scripts by Bin Meng · Thu Apr 13 14:20:08 2023 +0800
  42. 604a0c5 riscv: spl: Remove relocation sections by Bin Meng · Thu Apr 13 14:20:07 2023 +0800
  43. 8615b1d riscv: Avoid updating the link register by Bin Meng · Thu Apr 13 14:20:06 2023 +0800
  44. 63d0fe4 riscv: Change to use positive offset to access relocation entries by Bin Meng · Thu Apr 13 14:20:05 2023 +0800
  45. 73449c9 riscv: Optimize loading relocation type by Bin Meng · Thu Apr 13 14:20:01 2023 +0800
  46. 3ccd29e riscv: Optimize source end address calculation in start.S by Bin Meng · Thu Apr 13 14:20:00 2023 +0800
  47. 5203a63 riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoC by Yanhong Wang · Wed Mar 29 11:42:18 2023 +0800
  48. e28ec34 riscv: cpu: jh7110: Add support for jh7110 SoC by Yanhong Wang · Wed Mar 29 11:42:08 2023 +0800
  49. 249ce73 riscv: Rename Andes cpu and board names by Leo Yu-Chi Liang · Tue Feb 14 20:42:49 2023 +0800
  50. e440ed4 configs: ae350: Enable v5l2 cache for AE350 platforms in SPL by Yu Chien Peter Lin · Mon Feb 06 16:10:50 2023 +0800
  51. b2ccd1c riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL by Yu Chien Peter Lin · Mon Feb 06 16:10:49 2023 +0800
  52. 82f0f53 riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init() by Yu Chien Peter Lin · Mon Feb 06 16:10:47 2023 +0800
  53. 816979a riscv: Remove redundant Kconfig "RISCV_NDS_CACHE" by Leo Yu-Chi Liang · Mon Feb 06 16:10:44 2023 +0800
  54. 08537f3 riscv: ax25: bypass malloc when spl fit boots from ram by Rick Chen · Wed Jan 04 09:55:43 2023 +0800
  55. c1ec25e riscv: ae350: Enable CCTL_SUEN by Rick Chen · Tue Jan 03 16:17:13 2023 +0800
  56. c9382b1 riscv: cpu: check U-Mode before counteren write by Nikita Shubin · Wed Dec 14 08:58:43 2022 +0300
  57. a35afb8 riscv: Fix detecting FPU support in standard extension by Yu Chien Peter Lin · Sat Nov 05 14:02:14 2022 +0800
  58. 739cd6f riscv: Rename Andes PLIC to PLICSW by Yu Chien Peter Lin · Tue Oct 25 23:03:50 2022 +0800
  59. eff2077 Merge branch 'next' of https://gitlab.denx.de/u-boot/custodians/u-boot-riscv into next by Tom Rini · Mon Sep 26 11:27:30 2022 -0400
  60. 9c4d5c1 riscv: Introduce AVAILABLE_HARTS by Rick Chen · Wed Sep 21 14:34:54 2022 +0800
  61. 7e5e029 spl: introduce SPL_XIP to config by Nikita Shubin · Fri Sep 02 11:47:39 2022 +0300
  62. 4f4f583 board_f: Fix types for board_get_usable_ram_top() by Pali Rohár · Fri Sep 09 17:32:40 2022 +0200
  63. 4150eec riscv: ae350: Fix XIP config boot failure by Leo Yu-Chi Liang · Wed Jun 01 10:01:49 2022 +0800
  64. 66ae7fe riscv: cpu: set gp before board_init_f_init_reserve by Nikita Shubin · Fri May 20 14:41:17 2022 +0300
  65. 5a9095c linker_lists: Rename sections to remove . prefix by Andrew Scull · Mon May 30 10:00:04 2022 +0000
  66. 4ddbade Migrate CUSTOM_SYS_INIT_SP_ADDR to Kconfig using system-constants.h by Tom Rini · Wed May 25 12:16:03 2022 -0400
  67. fc55736 event: Convert arch_cpu_init_dm() to use events by Simon Glass · Fri Mar 04 08:43:05 2022 -0700
  68. 9b9c4d5 riscv: Enable SPI flash env for SiFive Unmatched. by Thomas Skibo · Wed Nov 24 14:32:10 2021 -0800
  69. dc35df4 riscv: Remove OF_PRIOR_STAGE from RISC-V boards by Ilias Apalodimas · Tue Oct 12 00:00:13 2021 +0300
  70. 2795bf2 riscv: ae350: enable Coherence Manager for ae350 by Leo Yu-Chi Liang · Thu Sep 23 10:34:29 2021 +0800
  71. cc382ff sysreset: provide SBI based sysreset driver by Heinrich Schuchardt · Sun Sep 12 21:11:46 2021 +0200
  72. ec34849 board: sifive: use ccache driver instead of helper function by Zong Li · Wed Sep 01 15:01:42 2021 +0800
  73. f1ac8fa riscv: cpu: fu740: Fix typo of date by Zong Li · Mon Aug 02 15:34:14 2021 +0800
  74. bccfc2e i2c: Rename SPL/TPL_I2C_SUPPORT to I2C by Simon Glass · Sat Jul 10 21:14:36 2021 -0600
  75. 9627a8e riscv: sifive: fu740: Support i2c in spl by Zong Li · Wed Jun 30 23:23:47 2021 +0800
  76. 3376055 riscv: sifive: fu740: kconfig: Enable support for Opencores I2C controller by Zong Li · Wed Jun 30 23:23:46 2021 +0800
  77. 26190b8 riscv: cpu: fu740: clear feature disable CSR by Green Wan · Thu May 27 06:52:14 2021 -0700
  78. ecefa5f drivers: clk: add fu740 support by Green Wan · Thu May 27 06:52:08 2021 -0700
  79. 7f33743 riscv: cpu: fu740: Add support for cpu fu740 by Green Wan · Thu May 27 06:52:07 2021 -0700
  80. 4bebdd3 treewide: Convert macro and uses of __section(foo) to __section("foo") by Marek Behún · Thu May 20 13:23:52 2021 +0200
  81. 1255ab8 riscv: qemu: Switch to use binman to generate u-boot.itb by Bin Meng · Mon May 10 20:23:39 2021 +0800
  82. 614b1d8 riscv: Split SiFive CLINT support between SPL and U-Boot proper by Bin Meng · Tue May 11 20:04:12 2021 +0800
  83. b1b3bc0 Revert "riscv: cpu: fu740: clear feature disable CSR" by Bin Meng · Mon May 10 17:08:16 2021 +0800
  84. 968a13f riscv: cpu: fu740: clear feature disable CSR by Green Wan · Sun May 02 23:23:05 2021 -0700
  85. 2612080 riscv: cpu: Add callback to init each core by Green Wan · Sun May 02 23:23:04 2021 -0700
  86. 2f00216 cpu: Rename SPL_CPU_SUPPORT to SPL_CPU by Simon Glass · Mon Mar 15 18:11:18 2021 +1300
  87. b1db71b Merge branch '2021-02-02-drop-asm_global_data-when-unused' by Tom Rini · Mon Feb 15 08:19:40 2021 -0500
  88. 489b25a riscv: Adjust board_get_usable_ram_top() for 32-bit by Bin Meng · Sun Jan 31 20:35:57 2021 +0800
  89. 3ba929a common: Drop asm/global_data.h from common header by Simon Glass · Fri Oct 30 21:38:53 2020 -0600
  90. 4b96c88 riscv: fix the wrong swap value register by Brad Kim · Fri Nov 13 20:47:51 2020 +0900
  91. 4f1b444 riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controller by Pragnesh Patel · Sat Nov 14 14:42:35 2020 +0530
  92. 5a23865 timer: Add _TIMER suffix to Andes PLMT Kconfig by Sean Anderson · Sun Oct 25 21:46:57 2020 -0400
  93. 5bdad9f riscv: Add some comments to start.S by Sean Anderson · Mon Sep 21 07:51:41 2020 -0400
  94. 2c4c7d1 riscv: Ensure gp is NULL or points to valid data by Sean Anderson · Mon Sep 21 07:51:40 2020 -0400
  95. 934b24a riscv: Consolidate fences into AMOs for available_harts_lock by Sean Anderson · Mon Sep 21 07:51:39 2020 -0400
  96. dd1cd70 riscv: Clear pending IPIs on initialization by Sean Anderson · Mon Sep 21 07:51:38 2020 -0400
  97. e8de08b Revert "riscv: Clear pending interrupts before enabling IPIs" by Sean Anderson · Mon Sep 21 07:51:35 2020 -0400
  98. 9baaaef riscv: Rework riscv timer driver to only support S-mode by Sean Anderson · Mon Sep 28 10:52:21 2020 -0400
  99. 54bcf26 riscv: fu540: Use correct API to get L2 cache controller base address by Bin Meng · Tue Aug 18 01:09:20 2020 -0700
  100. 03de50e riscv: sifive: fu540: redundant initialization by Heinrich Schuchardt · Mon Aug 03 23:09:49 2020 +0200