Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 154bdbf3e99416aab881b3aea89fcb560b305f16 / drivers / clk / rockchip / clk_rk3568.c
  1. b8ae8f7 clk: rockchip: rk356x: Fix set rate of SCLK_SFC clock by Jonas Karlman · Mon Apr 22 06:28:40 2024 +0000
  2. 8d54b5c clk: rockchip: rk356x: Add CLK_USB3OTGx_REF support by Jonas Karlman · Mon Apr 22 06:28:38 2024 +0000
  3. 8b05c18 rockchip: include asm/io.h directly in asm/arch-rockchip/hardware.h by Quentin Schulz · Mon Mar 11 13:01:57 2024 +0100
  4. f12a160 clk: rockchip: rk3568: support dclk_vop select more parent clks by Elaine Zhang · Wed Oct 11 18:29:43 2023 +0800
  5. 146150c clk: rockchip: rk3568: Add dummy support for GMAC speed clocks by Jonas Karlman · Fri Aug 04 09:34:00 2023 +0000
  6. 381848a clk: rockchip: rk3568: Include UART clocks in SPL by Jonas Karlman · Fri Aug 04 09:33:59 2023 +0000
  7. f51ca5c clk: rockchip: rk3568: Fix mask for clk_cpll_div_25m_div by Jonas Karlman · Fri Aug 04 09:33:59 2023 +0000
  8. 46e9993 clk: rockchip: rk3568: Fix clk selection in rk3568_pwm_get_clk by Damon Ding · Fri Aug 04 09:33:57 2023 +0000
  9. 9634235 rockchip: clk: clk_rk3568: Add CLK_PCIEPHY2_REF support by Jonas Karlman · Sat Jul 22 13:30:22 2023 +0000
  10. f179826 clk: rockchip: correct trivial typo in debug message by Eugen Hristev · Tue Apr 11 10:17:56 2023 +0300
  11. 1f7e8ff clk: rockchip: rk3568: Add dummy I2S1_MCLKOUT_TX clock support by Jonas Karlman · Mon Apr 17 19:07:25 2023 +0000
  12. 74da8be clk: rockchip: rk3568: add stubs for CLK_PCIEPHY_REF clocks by Vasily Khoruzhick · Tue Mar 07 21:16:10 2023 -0800
  13. 393cdce clk: rockchip: rk3568: Fix reset handler by Peter Geis · Tue Mar 14 00:38:26 2023 +0000
  14. d35b4c8 clk: rockchip: rk3568: add more supported clk rates for sdmmc and emmc by Vasily Khoruzhick · Thu Feb 23 13:03:32 2023 -0800
  15. 7b9b926 clk: rockchip: rk3568: update clks by Elaine Zhang · Tue Oct 12 16:43:00 2021 +0800
  16. 5be90bb rockchip: rk3568: add clock driver by Elaine Zhang · Wed Jun 02 11:39:24 2021 +0800