Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 11dd884bf1ab005ecdd7706f5bbed9695ae6167d / arch / powerpc / cpu / mpc8xxx / ddr / main.c
  1. 11dd884 powerpc/mpc8xxx DDR: Fall back to raw timing for first controller only by York Sun · 12 years ago
  2. e8dc17b powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleaving by York Sun · 12 years ago
  3. 2400904 powerpc/ddr: fix fsl_ddr_get_dimm_params compile error by Shaohui Xie · 12 years ago
  4. bd495cf powerpc/8xxx: Add support for interactive DDR programming interface by York Sun · 13 years ago
  5. 92b46ac powerpc/mpc8xxx: Add SPD EEPROM address for single controller 2 slots by York Sun · 13 years ago
  6. 09d8aa8 powerpc/mpc8xxx: Adding fallback to raw timing on supported boards by York Sun · 13 years ago
  7. e73cc04 powerpc/mpc8xxx: Enable calculation for fixed DDR chips by York Sun · 13 years ago
  8. dd803dd powerpc/mpc8xxx: Add 16-bit support for DDR3 by York Sun · 14 years ago
  9. c68e86c powerpc/8xxx: Refactor fsl_ddr_get_spd into common code from board by Kumar Gala · 14 years ago
  10. 80ad401 8xxx/ddr: add support to only compute the ddr sdram size by Haiying Wang · 14 years ago
  11. 2d8ecac MPC8xxx DDR: align informational prints by Becky Bruce · 14 years ago
  12. 93799ca powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4 by york · 14 years ago
  13. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · 15 years ago[Renamed from arch/ppc/cpu/mpc8xxx/ddr/main.c]
  14. 29514c7 ppc: Move cpu/$CPU to arch/ppc/cpu/$CPU by Peter Tyser · 15 years ago[Renamed from cpu/mpc8xxx/ddr/main.c]
  15. f4018f9 85xx, 86xx: Add common board_add_ram_info() by Peter Tyser · 15 years ago
  16. 68ef4bd fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT by Kumar Gala · 15 years ago
  17. 45eea1d fsl-ddr: Allow system to boot if we have more than 4G of memory by Kumar Gala · 16 years ago
  18. b135d93 fsl ddr skip interleaving if not supported. by Ed Swarthout · 16 years ago
  19. b834f92 Check DDR interleaving mode by Haiying Wang · 16 years ago
  20. fa44036 Pass dimm parameters to populate populate controller options by Haiying Wang · 16 years ago
  21. 272b596 Make DDR interleaving mode work correctly by Haiying Wang · 16 years ago
  22. 9dbbd7b Coding style cleanup, update CHANGELOG by Wolfgang Denk · 16 years ago
  23. 124b082 FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago