Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
11329c9bd118889f75138afbe09a8eac416dccbe
/
arch
/
arm
/
mach-at91
/
armv7
608b4eb
ARM: at91: lds: use "_image_binary_end" for DT location
by Wenyou Yang
· Fri Mar 24 11:34:06 2017 +0800
4a92a3e
gpio: at91_gpio: remove CPU_HAS_PIO3 macro
by Wenyou Yang
· Thu Mar 23 12:44:36 2017 +0800
56a931c
treewide: replace #include <asm/errno.h> with <linux/errno.h>
by Masahiro Yamada
· Wed Sep 21 11:28:55 2016 +0900
dcc8a84
ARM: at91: clock: complete the GCK's clock sources
by Wenyou Yang
· Mon Apr 11 16:41:32 2016 +0800
d47886e
ARM: at91: clock: fix the GCK's clock source
by Wenyou Yang
· Mon Apr 11 16:41:31 2016 +0800
0ed608e
spl: arm: Make sure to include all of the u_boot_list entries
by Tom Rini
· Tue Mar 15 17:56:29 2016 -0400
b5d886a
ARM: at91: armv7: clean up UTMI PLL handle code
by Wenyou Yang
· Tue Feb 02 11:11:52 2016 +0800
57b7f29
ARM: cpu: at91: clean up peripheral clock code
by Wenyou Yang
· Wed Feb 03 10:16:49 2016 +0800
49c68c2
ARM: at91: clock: add a new file to handle clock
by Wenyou Yang
· Wed Feb 03 10:16:48 2016 +0800
edf88d3
arm: at91/spl: atmel_sfr: move saic redirect to separate file
by Wenyou Yang
· Thu Nov 05 16:37:53 2015 +0800
f33c116
arm: at91/spl: matrix: move matrix init to separate file
by Wenyou Yang
· Thu Nov 05 16:37:49 2015 +0800
c64a75a
arm: atmel: Add SAMA5D2 Xplained board
by Wenyou Yang
· Fri Oct 30 09:55:52 2015 +0800
522f5a6
arm: at91: clock: Add the generated clock support
by Wenyou Yang
· Fri Oct 30 09:47:02 2015 +0800
0a248bc
arm: at91: Change the Chip ID registers' addresses
by Wenyou Yang
· Tue Sep 08 14:38:26 2015 +0800
df1555d
ARM: atmel: armv7: switch to use common timer functions
by Bo Shen
· Wed Feb 04 15:53:02 2015 +0800
846f6d1
ARM: atmel: sama5d4: set non-secured for peripherals
by Bo Shen
· Wed Mar 04 13:48:47 2015 +0800
83a718d
ARM: atmel: armv7: move spl lds to armv7 directory
by Bo Shen
· Wed Mar 04 13:32:57 2015 +0800
e77d1d9
ARM: at91: collect SoC sources into mach-at91
by Masahiro Yamada
· Fri Feb 20 17:04:03 2015 +0900