Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
0f3f23e6c6719334cee821e0064385452d94d331
/
drivers
/
spi
/
cadence_qspi_apb.c
2d3be6f
spi: cadence_qspi_apb: Use 32 bit indirect read transaction when possible
by Vignesh R
· Wed Dec 21 10:42:33 2016 +0530
4f06bf2
spi: cadence_qspi_apb: Use 32 bit indirect write transaction when possible
by Vignesh R
· Wed Dec 21 10:42:32 2016 +0530
1fdd923
spi: cadence_qspi: Fix CS timings
by Phil Edworthy
· Tue Nov 29 12:58:33 2016 +0000
928758d
spi: cadence_qspi: Remove returns from end of void functions
by Phil Edworthy
· Tue Nov 29 12:58:32 2016 +0000
eef2edc
spi: cadence_qspi: Use spi mode at the point it is needed
by Phil Edworthy
· Tue Nov 29 12:58:31 2016 +0000
3a5ae12
spi: cadence_qspi: Clean up the #define names
by Phil Edworthy
· Tue Nov 29 12:58:30 2016 +0000
dd18c6f
spi: cadence_qspi: Use #define for bits instead of bit shifts
by Phil Edworthy
· Tue Nov 29 12:58:29 2016 +0000
67824ad
spi: cadence_qspi: Better debug information on the SPI clock rate
by Phil Edworthy
· Tue Nov 29 12:58:28 2016 +0000
8f24a44
spi: cadence_qspi: Fix baud rate calculation
by Phil Edworthy
· Tue Nov 29 12:58:27 2016 +0000
c92c76a
spi: cadence_qspi: Fix clearing of pol/pha bits
by Phil Edworthy
· Tue Nov 29 12:58:26 2016 +0000
56a931c
treewide: replace #include <asm/errno.h> with <linux/errno.h>
by Masahiro Yamada
· Wed Sep 21 11:28:55 2016 +0900
91b2c19
spi: cadence_qspi_apb: Ensure baudrate doesn't exceed max value
by Chin Liang See
· Sun Aug 07 22:50:40 2016 +0800
4ca6019
spi: cadence_quadspi: Enable QUAD mode based on DT data
by Vignesh R
· Wed Jul 06 10:20:56 2016 +0530
0c80b92
spi: cadence_qspi_apb: Support 32 bit AHB address
by Vignesh R
· Wed Jul 06 10:20:55 2016 +0530
8c17743
mtd: cqspi: Simplify indirect read code
by Marek Vasut
· Wed Apr 27 23:38:05 2016 +0200
dae51dd
mtd: cqspi: Simplify indirect write code
by Marek Vasut
· Wed Apr 27 23:18:55 2016 +0200
99d7167
spi: cadence_qspi_apb: Use BIT macro
by Jagan Teki
· Fri Oct 23 01:36:06 2015 +0530
f206f71
spi: cadence_qspi: support FIFO width other than 4 bytes
by Vikas Manocha
· Thu Jul 02 18:29:45 2015 -0700
480f3b5
spi: cadence_qspi: get sram size from device tree
by Vikas Manocha
· Thu Jul 02 18:29:44 2015 -0700
215cea0
spi: cadence_qspi: move the sram partition in init
by Vikas Manocha
· Thu Jul 02 18:29:43 2015 -0700
1c60fe7
spi: Add Cadence QSPI DM driver used by SoCFPGA
by Stefan Roese
· Fri Nov 07 12:37:49 2014 +0100