Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0f2af88cfb48b94e4b5d3a70bab8e194577af316 / drivers / clk / sunxi / clk_h3.c
  1. 755e181 clk: sunxi: h3: Implement EPHY CLK and RESET by Jagan Teki · Thu Feb 28 00:26:59 2019 +0530
  2. 836631b clk: sunxi: Implement EMAC, GMAC clocks, resets by Jagan Teki · Thu Feb 28 00:26:57 2019 +0530
  3. bc12313 clk: sunxi: Implement SPI clocks, resets by Jagan Teki · Wed Feb 27 20:02:06 2019 +0530
  4. ddf33c1 sunxi: clk: add MMC gates/resets by Andre Przywara · Tue Jan 29 15:54:09 2019 +0000
  5. b490aa5 clk: sunxi: Implement UART resets by Jagan Teki · Sun Dec 30 21:37:31 2018 +0530
  6. 8cf08ea clk: sunxi: Implement UART clocks by Jagan Teki · Sun Dec 30 21:29:24 2018 +0530
  7. 2ee11ff clk: sunxi: Add Allwinner H3/H5 CLK driver by Jagan Teki · Thu Aug 02 15:43:02 2018 +0530