Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0e9265c798a70e89757a4b27ae7d95e55ca64196 / arch / riscv / include / asm
  1. 748dae2 riscv: Remove CSR read/write defines in encoding.h by Bin Meng · Wed Sep 26 06:55:15 2018 -0700
  2. 055700e riscv: Add a helper routine to print CPU information by Bin Meng · Wed Sep 26 06:55:14 2018 -0700
  3. ebd336f riscv: Remove mach type by Bin Meng · Wed Sep 26 06:55:09 2018 -0700
  4. d9eec24 riscv: Remove setup.h by Bin Meng · Wed Sep 26 06:55:07 2018 -0700
  5. 1359226 arch: types.h: factor out fixed width typedefs to int-ll64.h by Masahiro Yamada · Mon Aug 06 20:47:39 2018 +0900
  6. b66af37 riscv: cpu: nx25: Rename as ax25 by Rick Chen · Tue May 29 09:54:40 2018 +0800
  7. 9dbb973 SPDX: Convert single license tags to Linux Kernel style by Rick Chen · Tue May 29 14:10:06 2018 +0800
  8. 7ea64b0 riscv: Add board_quiesce_devices stub by Alexander Graf · Mon Apr 23 07:59:46 2018 +0200
  9. 3bb8f01 riscv: Add setjmp/longjmp code by Alexander Graf · Mon Apr 23 07:59:43 2018 +0200
  10. 435e382 riscv: Define PLATFORM__CLEAR_BIT for generic_clear_bit() by Bryan O'Donoghue · Mon Apr 30 15:56:04 2018 +0100
  11. 1c12981 riscv: Define PLATFORM__SET_BIT for generic_set_bit() by Bryan O'Donoghue · Mon Apr 30 15:56:03 2018 +0100
  12. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  13. 53b47b8 riscv: bootm: Remove ATAGS by Rick Chen · Tue Mar 13 14:59:41 2018 +0800
  14. 69ae630 riscv: checkpatch: Fix alignment should match open parenthesis by Rick Chen · Mon Feb 12 11:17:47 2018 +0800
  15. b34b4b9 riscv: checkpatch: Fix use of volatile by Rick Chen · Mon Feb 12 11:10:04 2018 +0800
  16. 5febadd riscv: checkpatch: Fix Macro argument reuse by Rick Chen · Mon Feb 12 11:07:58 2018 +0800
  17. 76c0a24 riscv: nx25: include: Add header files to support RISC-V by Rick Chen · Tue Dec 26 13:55:51 2017 +0800