Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0d1ce197fecc4733910d322b83b93805a9fc6b8b / drivers / spi / designware_spi.c
  1. 83cfd37 spi: designware_spi: revisit FIFO size detection again by Axel Lin · Thu Feb 26 10:45:22 2015 +0800
  2. 31a4d8d dm: spi: Move the per-child data size to the uclass by Simon Glass · Sun Jan 25 08:27:07 2015 -0700
  3. 67e767d dt: socfpga: Rename snps, dw-spi-mmio to snps, dw-apb-ssi by Marek Vasut · Wed Dec 31 20:14:55 2014 +0100
  4. 3895c02 spi: designware_spi: Fix detecting FIFO depth by Axel Lin · Tue Jan 06 08:08:25 2015 +0800
  5. 571e2a4 spi: designware_spi: Some fixes / changes by Stefan Roese · Sun Nov 16 12:47:01 2014 +0100
  6. d987ea6 spi: Add designware master SPI DM driver used on SoCFPGA by Stefan Roese · Fri Nov 07 13:50:31 2014 +0100