Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
06e298d8c40165c6a999ca6346191bb7c5769921
/
drivers
/
ddr
/
marvell
/
a38x
/
ddr3_training_db.c
e2c524b
ddr: marvell: a38x: Add support for DDR4 from Marvell mv-ddr-marvell repository
by Tony Dinh
· Wed Jan 18 19:03:04 2023 -0800
e042270
ddr: marvell: a38x: disable WL phase correction stage in case of bus_width=16bit
by Moti Buskila
· Fri Feb 19 17:11:20 2021 +0100
ac8bfb1
mv_ddr: ddr3: fix tRAS timimg parameter
by Chris Packham
· Fri Mar 01 10:11:13 2019 +1300
4bf81db
ARM: mvebu: a38x: sync ddr training code with mv_ddr-armada-18.09.02
by Chris Packham
· Mon Dec 03 14:26:49 2018 +1300
1a07d21
ARM: mvebu: a38x: sync ddr training code with upstream
by Chris Packham
· Thu May 10 13:28:29 2018 +1200
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
5450f0c
ddr: marvell: update ddr controller init and freq
by Chris Packham
· Thu Jan 18 17:16:10 2018 +1300
5ffceb8
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
by Stefan Roese
· Thu Mar 26 15:36:56 2015 +0100