Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
0111ba142c7f0245f9d0e2f29ef33908503f7e3d
/
arch
/
arm
/
dts
/
k3-am642-sk-u-boot.dtsi
c9b17ae
arm: dts: k3-am642-sk: Mark dependent nodes for pre-relocation phase
by Roger Quadros
· Fri Sep 29 16:46:44 2023 +0300
e58cbb4
arm: dts: k3-am642-sk: Fix boot
by Roger Quadros
· Fri Sep 29 16:46:43 2023 +0300
af6e2a7
arm: dts: k3-am64: Sync DT with Linux v6.5-rc1
by Roger Quadros
· Sat Aug 05 11:14:40 2023 +0300
6f32e1a
Revert "ARM: dts: k3-am642-sk-u-boot: add PMIC node"
by Roger Quadros
· Sat Aug 05 11:14:38 2023 +0300
9a1b271
am64x: dts: binman: Package tiboot3.bin, tispl.bin u-boot.img
by Neha Malcom Francis
· Sat Jul 22 00:14:34 2023 +0530
d3a98cb
dm: dts: Convert driver model tags to use new schema
by Simon Glass
· Mon Feb 13 08:56:33 2023 -0700
d4d0db1
arm: dts: k3-am642-*: Mark the memory node with u-boot, dm-spl
by Georgi Vlaev
· Fri May 20 15:30:26 2022 +0300
a47a3f8
ARM: dts: k3-am642-sk-u-boot: add PMIC node
by Neil Armstrong
· Wed Apr 27 13:28:12 2022 +0200
f113fce
ARM: dts: k3-am642: Correct timer frequency
by Vignesh Raghavendra
· Fri Mar 11 21:23:22 2022 +0530
cfc57ab
ARM: dts: k3-am642-sk: Disable cpsw_port1 in SPL
by Vignesh Raghavendra
· Fri Jan 21 12:47:52 2022 +0530
1495358
ARM: dts: K3-am642-r5-sk: Enable Second CPSW port in R5/A53 SPL
by Vignesh Raghavendra
· Fri Dec 24 12:55:35 2021 +0530
35c392c
arm: dts: am642-sk: Add and Enable USB SuperSpeed Host Port in SPL
by Kishon Vijay Abraham I
· Wed Oct 20 21:09:12 2021 +0530
a15380e
arch: dts: am642-sk-u-boot: Disable main_sdhci0 DT node and define alias index 1 for main_sdhci1 node
by Aswath Govindraju
· Mon Jul 26 20:58:03 2021 +0530
91eda10
arm: dts: k3-am642-sk: Add sysreset controller node
by Suman Anna
· Thu May 13 20:10:57 2021 -0500
c23d7f3
ARM: dts: k3-am642-sk: Add ethernet related DT nodes
by Vignesh Raghavendra
· Mon May 10 20:06:13 2021 +0530
3d10ca8
arm: dts: am642-sk: Add initial sk dts
by Lokesh Vutla
· Thu May 06 16:44:59 2021 +0530