blob: 8d3eceb8d8d2995583bf875d635e991f8d3fdb4f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Philipp Tomsich02a61b72017-07-28 17:43:19 +02002/*
3 * Copyright (C) 2017 Theobroma Systems Design und Consulting GmbH
Philipp Tomsich02a61b72017-07-28 17:43:19 +02004 */
5
6#include <common.h>
Simon Glass1ea97892020-05-10 11:40:00 -06007#include <bootstage.h>
Philipp Tomsich02a61b72017-07-28 17:43:19 +02008#include <dm.h>
Simon Glass97589732020-05-10 11:40:02 -06009#include <init.h>
Simon Glass0f2af882020-05-10 11:40:05 -060010#include <log.h>
Philipp Tomsichaad4d572017-09-11 22:04:16 +020011#include <dm/ofnode.h>
Philipp Tomsich02a61b72017-07-28 17:43:19 +020012#include <mapmem.h>
Kever Yang9fbe17c2019-03-28 11:01:23 +080013#include <asm/arch-rockchip/timer.h>
Philipp Tomsich02a61b72017-07-28 17:43:19 +020014#include <dt-structs.h>
15#include <timer.h>
16#include <asm/io.h>
17
18DECLARE_GLOBAL_DATA_PTR;
19
20#if CONFIG_IS_ENABLED(OF_PLATDATA)
21struct rockchip_timer_plat {
22 struct dtd_rockchip_rk3368_timer dtd;
23};
24#endif
25
26/* Driver private data. Contains timer id. Could be either 0 or 1. */
27struct rockchip_timer_priv {
28 struct rk_timer *timer;
29};
30
Philipp Tomsichaad4d572017-09-11 22:04:16 +020031static inline int64_t rockchip_timer_get_curr_value(struct rk_timer *timer)
Philipp Tomsich02a61b72017-07-28 17:43:19 +020032{
Philipp Tomsich02a61b72017-07-28 17:43:19 +020033 uint64_t timebase_h, timebase_l;
34 uint64_t cntr;
35
Philipp Tomsichaad4d572017-09-11 22:04:16 +020036 timebase_l = readl(&timer->timer_curr_value0);
37 timebase_h = readl(&timer->timer_curr_value1);
Philipp Tomsich02a61b72017-07-28 17:43:19 +020038
Philipp Tomsich02a61b72017-07-28 17:43:19 +020039 cntr = timebase_h << 32 | timebase_l;
Philipp Tomsichaad4d572017-09-11 22:04:16 +020040 return cntr;
41}
42
43#if CONFIG_IS_ENABLED(BOOTSTAGE)
44ulong timer_get_boot_us(void)
45{
46 uint64_t ticks = 0;
47 uint32_t rate;
48 uint64_t us;
49 int ret;
50
51 ret = dm_timer_init();
52
53 if (!ret) {
54 /* The timer is available */
55 rate = timer_get_rate(gd->timer);
56 timer_get_count(gd->timer, &ticks);
57#if !CONFIG_IS_ENABLED(OF_PLATDATA)
58 } else if (ret == -EAGAIN) {
59 /* We have been called so early that the DM is not ready,... */
60 ofnode node = offset_to_ofnode(-1);
61 struct rk_timer *timer = NULL;
62
63 /*
64 * ... so we try to access the raw timer, if it is specified
65 * via the tick-timer property in /chosen.
66 */
67 node = ofnode_get_chosen_node("tick-timer");
68 if (!ofnode_valid(node)) {
69 debug("%s: no /chosen/tick-timer\n", __func__);
70 return 0;
71 }
72
73 timer = (struct rk_timer *)ofnode_get_addr(node);
74
75 /* This timer is down-counting */
76 ticks = ~0uLL - rockchip_timer_get_curr_value(timer);
77 if (ofnode_read_u32(node, "clock-frequency", &rate)) {
78 debug("%s: could not read clock-frequency\n", __func__);
79 return 0;
80 }
81#endif
82 } else {
83 return 0;
84 }
85
86 us = (ticks * 1000) / rate;
87 return us;
88}
89#endif
90
Sean Anderson947fc2d2020-10-07 14:37:44 -040091static u64 rockchip_timer_get_count(struct udevice *dev)
Philipp Tomsichaad4d572017-09-11 22:04:16 +020092{
93 struct rockchip_timer_priv *priv = dev_get_priv(dev);
94 uint64_t cntr = rockchip_timer_get_curr_value(priv->timer);
95
96 /* timers are down-counting */
Sean Anderson947fc2d2020-10-07 14:37:44 -040097 return ~0ull - cntr;
Philipp Tomsich02a61b72017-07-28 17:43:19 +020098}
99
Simon Glassaad29ae2020-12-03 16:55:21 -0700100static int rockchip_clk_of_to_plat(struct udevice *dev)
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200101{
102#if !CONFIG_IS_ENABLED(OF_PLATDATA)
103 struct rockchip_timer_priv *priv = dev_get_priv(dev);
104
Philipp Tomsich41f2c212017-09-11 22:04:17 +0200105 priv->timer = dev_read_addr_ptr(dev);
106 if (!priv->timer)
107 return -ENOENT;
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200108#endif
109
110 return 0;
111}
112
113static int rockchip_timer_start(struct udevice *dev)
114{
115 struct rockchip_timer_priv *priv = dev_get_priv(dev);
116 const uint64_t reload_val = ~0uLL;
117 const uint32_t reload_val_l = reload_val & 0xffffffff;
118 const uint32_t reload_val_h = reload_val >> 32;
119
Philipp Tomsichaad4d572017-09-11 22:04:16 +0200120 /* don't reinit, if the timer is already running and set up */
121 if ((readl(&priv->timer->timer_ctrl_reg) & 1) == 1 &&
122 (readl(&priv->timer->timer_load_count0) == reload_val_l) &&
123 (readl(&priv->timer->timer_load_count1) == reload_val_h))
124 return 0;
125
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200126 /* disable timer and reset all control */
127 writel(0, &priv->timer->timer_ctrl_reg);
128 /* write reload value */
129 writel(reload_val_l, &priv->timer->timer_load_count0);
130 writel(reload_val_h, &priv->timer->timer_load_count1);
131 /* enable timer */
132 writel(1, &priv->timer->timer_ctrl_reg);
133
134 return 0;
135}
136
137static int rockchip_timer_probe(struct udevice *dev)
138{
139#if CONFIG_IS_ENABLED(OF_PLATDATA)
140 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
141 struct rockchip_timer_priv *priv = dev_get_priv(dev);
Simon Glassfa20e932020-12-03 16:55:20 -0700142 struct rockchip_timer_plat *plat = dev_get_plat(dev);
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200143
Philipp Tomsich2924a362017-08-14 19:05:31 +0200144 priv->timer = map_sysmem(plat->dtd.reg[0], plat->dtd.reg[1]);
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200145 uc_priv->clock_rate = plat->dtd.clock_frequency;
146#endif
147
148 return rockchip_timer_start(dev);
149}
150
151static const struct timer_ops rockchip_timer_ops = {
152 .get_count = rockchip_timer_get_count,
153};
154
155static const struct udevice_id rockchip_timer_ids[] = {
Philipp Tomsich84e01142018-04-25 14:07:06 +0200156 { .compatible = "rockchip,rk3188-timer" },
157 { .compatible = "rockchip,rk3288-timer" },
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200158 { .compatible = "rockchip,rk3368-timer" },
159 {}
160};
161
Philipp Tomsich9b32b572017-08-25 13:22:00 +0200162U_BOOT_DRIVER(rockchip_rk3368_timer) = {
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200163 .name = "rockchip_rk3368_timer",
164 .id = UCLASS_TIMER,
165 .of_match = rockchip_timer_ids,
166 .probe = rockchip_timer_probe,
167 .ops = &rockchip_timer_ops,
Simon Glass8a2b47f2020-12-03 16:55:17 -0700168 .priv_auto = sizeof(struct rockchip_timer_priv),
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200169#if CONFIG_IS_ENABLED(OF_PLATDATA)
Simon Glass71fa5b42020-12-03 16:55:18 -0700170 .plat_auto = sizeof(struct rockchip_timer_plat),
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200171#endif
Simon Glassaad29ae2020-12-03 16:55:21 -0700172 .of_to_plat = rockchip_clk_of_to_plat,
Philipp Tomsich02a61b72017-07-28 17:43:19 +0200173};