Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fb0889d356bd9f7ab75d7928eecba72bf7f0ce68 / . / configs / r8a77980_condor_defconfig
blob: 9cf93d7dab2f132699391b874b1a959a9ebe5ecc [file] [log] [blame]
Marek Vasutaf4fce52024-10-27 03:20:04 +0100[diff] [blame]1#include <configs/renesas_rcar3.config>
2
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]3CONFIG_ARM=y
Marek Vasutaf4fce52024-10-27 03:20:04 +0100[diff] [blame]4CONFIG_ARCH_RENESAS=y
5CONFIG_RCAR_GEN3=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]6CONFIG_COUNTER_FREQUENCY=16666666
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]7CONFIG_ARCH_CPU_INIT=y
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]8CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_ENV_OFFSET=0x700000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x40000
Marek Vasut36097b72024-03-18 15:59:38 +0100[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="renesas/r8a77980-condor"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]13CONFIG_SPL_TEXT_BASE=0xe6318000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]14CONFIG_TARGET_CONDOR=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]15CONFIG_SPL_STACK=0xe6304000
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]16CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
17CONFIG_SPL_BSS_START_ADDR=0xe631f000
18CONFIG_SPL_BSS_MAX_SIZE=0x1000
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]19CONFIG_USE_BOOTARGS=y
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]20CONFIG_USE_BOOTCOMMAND=y
21CONFIG_BOOTCOMMAND="tftp 0x48080000 Image; tftp 0x48000000 Image-r8a77980-condor.dtb; booti 0x48080000 - 0x48000000"
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]22CONFIG_DEFAULT_FDT_FILE="r8a77980-condor.dtb"
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]23# CONFIG_BOARD_EARLY_INIT_F is not set
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]24# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Tam Nguyen5d5664f2023-02-27 23:58:47 +0100[diff] [blame]25CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=10
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]26CONFIG_CMD_DFU=y
Andrey Dolnikovd0b40022022-12-22 22:18:25 +0100[diff] [blame]27CONFIG_CMD_MMC=y
Marek Vasut8cf9b702021-07-10 19:17:34 +0200[diff] [blame]28CONFIG_OF_DTB_PROPS_REMOVE=y
29CONFIG_OF_REMOVE_PROPS="dmas dma-names interrupt-parent interrupts interrupts-extended interrupt-names interrupt-map interrupt-map-mask iommus"
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]30CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]31CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]32CONFIG_DFU_TFTP=y
33CONFIG_DFU_RAM=y
34CONFIG_DFU_SF=y
Nam Nguyen9c998ec2022-01-18 10:35:37 +0700[diff] [blame]35CONFIG_SYS_I2C_RCAR_I2C=y
Tam Nguyen5d5664f2023-02-27 23:58:47 +0100[diff] [blame]36CONFIG_MISC=y
37CONFIG_I2C_EEPROM=y
38CONFIG_SYS_I2C_EEPROM_ADDR=0x50
Andrey Dolnikovd0b40022022-12-22 22:18:25 +0100[diff] [blame]39CONFIG_MMC_IO_VOLTAGE=y
40CONFIG_MMC_UHS_SUPPORT=y
41CONFIG_MMC_HS200_SUPPORT=y
42CONFIG_RENESAS_SDHI=y
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]43CONFIG_SPI_FLASH_SPANSION=y
44# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]45CONFIG_PHY_MICREL=y
46CONFIG_PHY_MICREL_KSZ90X1=y
Marek Vasut3ed60432023-09-17 13:51:03 +0200[diff] [blame]47CONFIG_DM_ETH_PHY=y
Marek Vasutb700f032019-07-29 19:59:44 +0200[diff] [blame]48CONFIG_SH_ETHER=y
Tam Nguyen5d5664f2023-02-27 23:58:47 +0100[diff] [blame]49CONFIG_SYSINFO=y
Tom Rini63683ef2020-05-26 08:32:25 -0400[diff] [blame]50CONFIG_TEE=y
51CONFIG_OPTEE=y