Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f5c331e4d5f8394023f4856874206fb7e84542e4 / . / configs / Ainol_AW1_defconfig
blob: fe7920de8c954822471d4bd1aa7d78cd5a8fb386 [file] [log] [blame]
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]3CONFIG_SPL=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]4CONFIG_MACH_SUN7I=y
5CONFIG_DRAM_CLK=432
6CONFIG_DRAM_ZQ=123
Paul Kocialkowski06f6c202015-03-29 11:19:44 +0200[diff] [blame]7CONFIG_MMC0_CD_PIN="PH1"
Paul Kocialkowski2e9a8482015-03-22 18:07:14 +0100[diff] [blame]8CONFIG_USB0_VBUS_PIN="PB9"
9CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
Hans de Goede3ae1d132015-04-25 17:25:14 +0200[diff] [blame]10CONFIG_AXP_GPIO=y
Paul Kocialkowski2e9a8482015-03-22 18:07:14 +0100[diff] [blame]11CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:40000,le:87,ri:112,up:38,lo:141,hs:1,vs:1,sync:3,vmode:0"
12CONFIG_VIDEO_LCD_POWER="PH8"
13CONFIG_VIDEO_LCD_BL_EN="PH7"
14CONFIG_VIDEO_LCD_BL_PWM="PB2"
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]15CONFIG_NR_DRAM_BANKS=1
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]16# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]17CONFIG_SPL_I2C_SUPPORT=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]18# CONFIG_CMD_FLASH is not set
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]19# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]20# CONFIG_SPL_EFI_PARTITION is not set
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]21CONFIG_DEFAULT_DEVICE_TREE="sun7i-a20-ainol-aw1"
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]22CONFIG_USB_MUSB_HOST=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]23CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE=y