blob: d5e064fb37962b708e3454101aec3a5f22ae542b [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Stephen Warren0e012c32012-08-05 16:07:22 +00002/*
Stephen Warrend8845db2016-04-04 20:00:41 -06003 * (C) Copyright 2012-2016 Stephen Warren
Stephen Warren0e012c32012-08-05 16:07:22 +00004 */
5
6#ifndef __CONFIG_H
7#define __CONFIG_H
8
Stephen Warrend8845db2016-04-04 20:00:41 -06009#include <linux/sizes.h>
10#include <asm/arch/timer.h>
11
Matthias Brugger2c68dee2019-11-19 16:01:03 +010012#ifndef __ASSEMBLY__
13#include <asm/arch/base.h>
14#endif
15
Stephen Warrend8845db2016-04-04 20:00:41 -060016/* Architecture, CPU, etc.*/
Stephen Warrend8845db2016-04-04 20:00:41 -060017
18/* Use SoC timer for AArch32, but architected timer for AArch64 */
19#ifndef CONFIG_ARM64
20#define CONFIG_SYS_TIMER_RATE 1000000
21#define CONFIG_SYS_TIMER_COUNTER \
22 (&((struct bcm2835_timer_regs *)BCM2835_TIMER_PHYSADDR)->clo)
23#endif
24
Stephen Warrend8845db2016-04-04 20:00:41 -060025/* Memory layout */
Stephen Warrend8845db2016-04-04 20:00:41 -060026#define CONFIG_SYS_SDRAM_BASE 0x00000000
Stephen Warrend8845db2016-04-04 20:00:41 -060027#define CONFIG_SYS_UBOOT_BASE CONFIG_SYS_TEXT_BASE
28/*
29 * The board really has 256M. However, the VC (VideoCore co-processor) shares
30 * the RAM, and uses a configurable portion at the top. We tell U-Boot that a
31 * smaller amount of RAM is present in order to avoid stomping on the area
32 * the VC uses.
33 */
34#define CONFIG_SYS_SDRAM_SIZE SZ_128M
35#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + \
36 CONFIG_SYS_SDRAM_SIZE - \
37 GENERATED_GBL_DATA_SIZE)
Stephen Warrend8845db2016-04-04 20:00:41 -060038
Bonnans, Laurenta0c20302019-07-31 11:59:41 +000039#ifdef CONFIG_ARM64
40#define CONFIG_SYS_BOOTM_LEN SZ_64M
41#endif
42
Stephen Warrend8845db2016-04-04 20:00:41 -060043/* Devices */
44/* GPIO */
45#define CONFIG_BCM2835_GPIO
46/* LCD */
Stephen Warrend8845db2016-04-04 20:00:41 -060047#define CONFIG_VIDEO_BCM2835
Stephen Warrend8845db2016-04-04 20:00:41 -060048
Marek Szyprowski378f5932019-12-02 12:11:18 +010049/* DFU over USB/UDC */
50#ifdef CONFIG_CMD_DFU
Marek Szyprowski378f5932019-12-02 12:11:18 +010051#ifdef CONFIG_ARM64
52#define KERNEL_FILENAME "Image"
53#else
54#define KERNEL_FILENAME "zImage"
55#endif
56
57#define ENV_DFU_SETTINGS \
58 "dfu_alt_info=u-boot.bin fat 0 1;uboot.env fat 0 1;" \
59 "config.txt fat 0 1;" \
60 KERNEL_FILENAME " fat 0 1\0"
61#else
62#define ENV_DFU_SETTINGS ""
63#endif
64
Stephen Warrend8845db2016-04-04 20:00:41 -060065/* Console configuration */
66#define CONFIG_SYS_CBSIZE 1024
Stephen Warrend8845db2016-04-04 20:00:41 -060067
68/* Environment */
Stephen Warrend8845db2016-04-04 20:00:41 -060069
70/* Shell */
Stephen Warrend8845db2016-04-04 20:00:41 -060071
Stephen Warrend8845db2016-04-04 20:00:41 -060072/* Environment */
Stephen Warrend8845db2016-04-04 20:00:41 -060073#define ENV_DEVICE_SETTINGS \
74 "stdin=serial,usbkbd\0" \
Simon Glass39254d02017-04-05 16:23:44 -060075 "stdout=serial,vidconsole\0" \
76 "stderr=serial,vidconsole\0"
Stephen Warrend8845db2016-04-04 20:00:41 -060077
Tuomas Tynkkynen8c62fc02018-04-20 13:03:48 +030078#ifdef CONFIG_ARM64
79#define FDT_HIGH "ffffffffffffffff"
80#define INITRD_HIGH "ffffffffffffffff"
81#else
82#define FDT_HIGH "ffffffff"
83#define INITRD_HIGH "ffffffff"
84#endif
85
Stephen Warrend8845db2016-04-04 20:00:41 -060086/*
87 * Memory layout for where various images get loaded by boot scripts:
88 *
89 * I suspect address 0 is used as the SMP pen on the RPi2, so avoid this.
90 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +030091 * Older versions of the boot firmware place the firmware-loaded DTB at 0x100,
92 * newer versions place it in high memory. So prevent U-Boot from doing its own
93 * DTB + initrd relocation so that we won't accidentally relocate the initrd
94 * over the firmware-loaded DTB and generally try to lay out things starting
95 * from the bottom of RAM.
Stephen Warrend8845db2016-04-04 20:00:41 -060096 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +030097 * kernel_addr_r has different constraints on ARM and Aarch64. For 32-bit ARM,
98 * it must be within the first 128M of RAM in order for the kernel's
99 * CONFIG_AUTO_ZRELADDR option to work. The kernel itself will be decompressed
100 * to 0x8000 but the decompressor clobbers 0x4000-0x8000 as well. The
101 * decompressor also likes to relocate itself to right past the end of the
102 * decompressed kernel, so in total the sum of the compressed and and
103 * decompressed kernel needs to be reserved.
Stephen Warrend8845db2016-04-04 20:00:41 -0600104 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300105 * For Aarch64, the kernel image is uncompressed and must be loaded at
106 * text_offset bytes (specified in the header of the Image) into a 2MB
107 * boundary. The 'booti' command relocates the image if necessary. Linux uses
108 * a default text_offset of 0x80000. In summary, loading at 0x80000
109 * satisfies all these constraints and reserving memory up to 0x02400000
110 * permits fairly large (roughly 36M) kernels.
Stephen Warrend8845db2016-04-04 20:00:41 -0600111 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300112 * scriptaddr and pxefile_addr_r can be pretty much anywhere that doesn't
113 * conflict with something else. Reserving 1M for each of them at
114 * 0x02400000-0x02500000 and 0x02500000-0x02600000 should be plenty.
Stephen Warrend8845db2016-04-04 20:00:41 -0600115 *
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300116 * On ARM, both the DTB and any possible initrd must be loaded such that they
117 * fit inside the lowmem mapping in Linux. In practice, this usually means not
118 * more than ~700M away from the start of the kernel image but this number can
119 * be larger OR smaller depending on e.g. the 'vmalloc=xxxM' command line
120 * parameter given to the kernel. So reserving memory from low to high
121 * satisfies this constraint again. Reserving 1M at 0x02600000-0x02700000 for
122 * the DTB leaves rest of the free RAM to the initrd starting at 0x02700000.
123 * Even with the smallest possible CPU-GPU memory split of the CPU getting
124 * only 64M, the remaining 25M starting at 0x02700000 should allow quite
125 * large initrds before they start colliding with U-Boot.
Stephen Warrend8845db2016-04-04 20:00:41 -0600126 */
127#define ENV_MEM_LAYOUT_SETTINGS \
Tuomas Tynkkynen8c62fc02018-04-20 13:03:48 +0300128 "fdt_high=" FDT_HIGH "\0" \
129 "initrd_high=" INITRD_HIGH "\0" \
Tuomas Tynkkynen9acd5712018-04-20 13:03:49 +0300130 "kernel_addr_r=0x00080000\0" \
131 "scriptaddr=0x02400000\0" \
132 "pxefile_addr_r=0x02500000\0" \
133 "fdt_addr_r=0x02600000\0" \
134 "ramdisk_addr_r=0x02700000\0"
Stephen Warrend8845db2016-04-04 20:00:41 -0600135
akaher2191d542019-04-11 05:23:50 +0000136#if CONFIG_IS_ENABLED(CMD_MMC)
137 #define BOOT_TARGET_MMC(func) \
138 func(MMC, mmc, 0) \
Mike Karels69e74f32021-10-27 22:26:15 +0000139 func(MMC, mmc, 1) \
140 func(MMC, mmc, 2)
akaher2191d542019-04-11 05:23:50 +0000141#else
142 #define BOOT_TARGET_MMC(func)
143#endif
144
145#if CONFIG_IS_ENABLED(CMD_USB)
146 #define BOOT_TARGET_USB(func) func(USB, usb, 0)
147#else
148 #define BOOT_TARGET_USB(func)
149#endif
150
151#if CONFIG_IS_ENABLED(CMD_PXE)
152 #define BOOT_TARGET_PXE(func) func(PXE, pxe, na)
153#else
154 #define BOOT_TARGET_PXE(func)
155#endif
156
157#if CONFIG_IS_ENABLED(CMD_DHCP)
158 #define BOOT_TARGET_DHCP(func) func(DHCP, dhcp, na)
159#else
160 #define BOOT_TARGET_DHCP(func)
161#endif
162
Stephen Warrend8845db2016-04-04 20:00:41 -0600163#define BOOT_TARGET_DEVICES(func) \
akaher2191d542019-04-11 05:23:50 +0000164 BOOT_TARGET_MMC(func) \
165 BOOT_TARGET_USB(func) \
166 BOOT_TARGET_PXE(func) \
167 BOOT_TARGET_DHCP(func)
168
Stephen Warrend8845db2016-04-04 20:00:41 -0600169#include <config_distro_bootcmd.h>
170
171#define CONFIG_EXTRA_ENV_SETTINGS \
172 "dhcpuboot=usb start; dhcp u-boot.uimg; bootm\0" \
173 ENV_DEVICE_SETTINGS \
Marek Szyprowski378f5932019-12-02 12:11:18 +0100174 ENV_DFU_SETTINGS \
Stephen Warrend8845db2016-04-04 20:00:41 -0600175 ENV_MEM_LAYOUT_SETTINGS \
176 BOOTENV
Alexander Stein50e81842015-07-24 09:22:11 +0200177
Stephen Warren0e012c32012-08-05 16:07:22 +0000178
Stephen Warren0e012c32012-08-05 16:07:22 +0000179#endif