blob: ba0f1fd1b2c3951f4335344816f9d08aec604cc2 [file] [log] [blame]
Ley Foon Tan6751e7d2018-05-18 22:05:22 +08001/* SPDX-License-Identifier: GPL-2.0
2 *
3 * Copyright (C) 2016-2018 Intel Corporation <www.intel.com>
4 *
5 */
6
7#ifndef _HANDOFF_S10_H_
8#define _HANDOFF_S10_H_
9
10/*
11 * Offset for HW handoff from Quartus tools
12 */
13#define S10_HANDOFF_BASE 0xFFE3F000
14#define S10_HANDOFF_MUX (S10_HANDOFF_BASE + 0x10)
15#define S10_HANDOFF_IOCTL (S10_HANDOFF_BASE + 0x1A0)
16#define S10_HANDOFF_FPGA (S10_HANDOFF_BASE + 0x330)
17#define S10_HANODFF_DELAY (S10_HANDOFF_BASE + 0x3F0)
18#define S10_HANDOFF_CLOCK (S10_HANDOFF_BASE + 0x580)
19#define S10_HANDOFF_MISC (S10_HANDOFF_BASE + 0x610)
20#define S10_HANDOFF_MAGIC_MUX 0x504D5558
21#define S10_HANDOFF_MAGIC_IOCTL 0x494F4354
22#define S10_HANDOFF_MAGIC_FPGA 0x46504741
23#define S10_HANDOFF_MAGIC_DELAY 0x444C4159
24#define S10_HANDOFF_MAGIC_CLOCK 0x434C4B53
25#define S10_HANDOFF_MAGIC_MISC 0x4D495343
26#define S10_HANDOFF_OFFSET_LENGTH 0x4
27#define S10_HANDOFF_OFFSET_DATA 0x10
28
29#define S10_HANDOFF_CLOCK_OSC (S10_HANDOFF_BASE + 0x608)
30#define S10_HANDOFF_CLOCK_FPGA (S10_HANDOFF_BASE + 0x60C)
31
32#define S10_HANDOFF_SIZE 4096
33
34#endif /* _HANDOFF_S10_H_ */