blob: 6425fe51d20cc980814d5d413e81ad9268378787 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/watchdog/alphascale,asm9260-wdt.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Alphascale asm9260 Watchdog timer
8
Tom Rini53633a82024-02-29 12:33:36 -05009maintainers:
10 - Oleksij Rempel <linux@rempel-privat.de>
11
Tom Rini93743d22024-04-01 09:08:13 -040012allOf:
13 - $ref: watchdog.yaml#
14
Tom Rini53633a82024-02-29 12:33:36 -050015properties:
16 compatible:
17 const: alphascale,asm9260-wdt
18
19 reg:
20 maxItems: 1
21
22 clocks:
23 items:
24 - description: source clock, used for tick counter
25 - description: ahb gate
26
27 clock-names:
28 items:
29 - const: mod
30 - const: ahb
31
32 interrupts:
33 maxItems: 1
34
35 resets:
36 maxItems: 1
37
38 reset-names:
39 items:
40 - const: wdt_rst
41
42 alphascale,mode:
43 description: |
44 Specifies the reset mode of operation. If set to sw, then reset is handled
45 via interrupt request, if set to debug, then it does nothing and logs.
46 $ref: /schemas/types.yaml#/definitions/string
47 enum: [hw, sw, debug]
48 default: hw
49
50required:
51 - compatible
52 - reg
53 - clocks
54 - clock-names
55 - interrupts
56
57unevaluatedProperties: false
58
59examples:
60 - |
61 #include <dt-bindings/clock/alphascale,asm9260.h>
62 watchdog0: watchdog@80048000 {
63 compatible = "alphascale,asm9260-wdt";
64 reg = <0x80048000 0x10>;
65 clocks = <&acc CLKID_SYS_WDT>, <&acc CLKID_AHB_WDT>;
66 clock-names = "mod", "ahb";
67 interrupts = <55>;
68 timeout-sec = <30>;
69 alphascale,mode = "hw";
70 };