Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / df4262f7923cd08e0b3cb924afc17f8941c3da32 / . / configs / socfpga_n5x_defconfig
blob: 593325c25c3a81cd24d757fbec200e922b485f92 [file] [log] [blame]
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=400000000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]3CONFIG_ARCH_SOCFPGA=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x1000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x500000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]7CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
8CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x101000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]9CONFIG_SF_DEFAULT_MODE=0x2003
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]10CONFIG_ENV_SIZE=0x1000
11CONFIG_ENV_OFFSET=0x200
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]12CONFIG_DM_GPIO=y
13CONFIG_DEFAULT_DEVICE_TREE="socfpga_n5x_socdk"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]14CONFIG_DM_RESET=y
15CONFIG_SPL_STACK=0xffe3f000
Tom Rini27280b62024-11-12 13:45:12 -0600[diff] [blame]16CONFIG_SPL_TEXT_BASE=0xFFE00000
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]17CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
18CONFIG_SPL_BSS_START_ADDR=0x3ff00000
19CONFIG_SPL_BSS_MAX_SIZE=0x100000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]20CONFIG_SYS_BOOTM_LEN=0x2000000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]21CONFIG_TARGET_SOCFPGA_N5X_SOCDK=y
22CONFIG_IDENT_STRING="socfpga_n5x"
23CONFIG_SPL_FS_FAT=y
24# CONFIG_PSCI_RESET is not set
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]25CONFIG_REMAKE_ELF=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]26CONFIG_BOOTDELAY=5
27CONFIG_USE_BOOTARGS=y
28CONFIG_BOOTARGS="earlycon panic=-1 earlyprintk=ttyS0,115200"
29CONFIG_USE_BOOTCOMMAND=y
30CONFIG_BOOTCOMMAND="run fatscript; run mmcload; run linux_qspi_enable; run mmcboot"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]31CONFIG_SYS_PBSIZE=2079
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]32CONFIG_SPL_MAX_SIZE=0x40000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]33# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]34CONFIG_SPL_SYS_MALLOC=y
35CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
36CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x3fa00000
37CONFIG_SPL_SYS_MALLOC_SIZE=0x500000
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]38CONFIG_SPL_CACHE=y
39CONFIG_SPL_SPI_LOAD=y
Tom Rini6858d922021-08-30 12:40:24 -0400[diff] [blame]40CONFIG_SYS_SPI_U_BOOT_OFFS=0x3c00000
Tom Rini06d06f72022-05-27 17:13:52 -0400[diff] [blame]41CONFIG_SPL_TARGET="spl/u-boot-spl-dtb.hex"
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]42CONFIG_HUSH_PARSER=y
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]43CONFIG_SYS_PROMPT="SOCFPGA_N5X # "
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]44CONFIG_CMD_MEMTEST=y
45CONFIG_CMD_GPIO=y
46CONFIG_CMD_I2C=y
47CONFIG_CMD_MMC=y
48CONFIG_CMD_SPI=y
49CONFIG_CMD_USB=y
Tom Rini6858d922021-08-30 12:40:24 -0400[diff] [blame]50CONFIG_CMD_WDT=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]51CONFIG_CMD_DHCP=y
52CONFIG_CMD_MII=y
53CONFIG_CMD_PING=y
54CONFIG_CMD_CACHE=y
55CONFIG_CMD_EXT4=y
56CONFIG_CMD_FAT=y
57CONFIG_CMD_FS_GENERIC=y
Tom Riniddb1ec12024-01-10 13:46:10 -0500[diff] [blame]58# CONFIG_CMD_MTDPARTS is not set
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]59CONFIG_ENV_IS_IN_MMC=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]60CONFIG_USE_BOOTFILE=y
61CONFIG_BOOTFILE="Image"
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]62CONFIG_NET_RANDOM_ETHADDR=y
63CONFIG_SPL_DM_SEQ_ALIAS=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]64CONFIG_DWAPB_GPIO=y
65CONFIG_DM_I2C=y
66CONFIG_SYS_I2C_DW=y
Tom Rini91735482022-10-28 20:27:05 -0400[diff] [blame]67CONFIG_SYS_MMC_MAX_BLK_COUNT=256
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]68CONFIG_MMC_DW=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]69CONFIG_SPI_FLASH_SPANSION=y
70CONFIG_SPI_FLASH_STMICRO=y
71CONFIG_PHY_MICREL=y
72CONFIG_PHY_MICREL_KSZ90X1=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]73CONFIG_ETH_DESIGNWARE=y
74CONFIG_MII=y
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]75CONFIG_SYS_NS16550_MEM32=y
Siew Chin Lim988bfe42021-08-10 11:26:42 +0800[diff] [blame]76CONFIG_SPI=y
77CONFIG_CADENCE_QSPI=y
78CONFIG_DESIGNWARE_SPI=y
79CONFIG_USB=y
80CONFIG_USB_DWC2=y
81CONFIG_USB_STORAGE=y
82CONFIG_DESIGNWARE_WATCHDOG=y
83CONFIG_WDT=y
84# CONFIG_SPL_USE_TINY_PRINTF is not set
85CONFIG_PANIC_HANG=y