Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / df4262f7923cd08e0b3cb924afc17f8941c3da32 / . / configs / imx28_xea_defconfig
blob: 38282e6ea92e1f11315c4cf9f513cb8c0e7cdc5c [file] [log] [blame]
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_SPL_SYS_THUMB_BUILD=y
3CONFIG_ARCH_MX28=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x40002000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x800
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]7CONFIG_SPL_LIBCOMMON_SUPPORT=y
8CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]10CONFIG_SF_DEFAULT_SPEED=40000000
Tom Rini57b93812021-08-24 20:41:00 -0400[diff] [blame]11CONFIG_IMX_CONFIG=""
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]12CONFIG_DM_GPIO=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]13CONFIG_SPL_DM_SPI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="imx28-xea"
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]15CONFIG_TARGET_XEA=y
Lukasz Majewski99dcf672023-05-09 16:32:43 +0200[diff] [blame]16CONFIG_SPL_MXS_PMU_MINIMAL_VDD5V_CURRENT=y
17CONFIG_SPL_MXS_PMU_DISABLE_BATT_CHARGE=y
18# CONFIG_SPL_MXS_PMU_ENABLE_4P2_LINEAR_REGULATOR is not set
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]19CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]20CONFIG_SPL_SERIAL=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]21CONFIG_SPL_STACK=0x20000
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]22CONFIG_SPL_SYS_MALLOC_F_LEN=0x1000
Tom Rini27280b62024-11-12 13:45:12 -0600[diff] [blame]23CONFIG_SPL_TEXT_BASE=0x1000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x42000000
25CONFIG_SF_DEFAULT_BUS=2
Lukasz Majewski917fa662024-03-29 12:18:09 +0100[diff] [blame]26CONFIG_SPL_SIZE_LIMIT=0xa000
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]27CONFIG_SPL=y
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]28CONFIG_ENV_OFFSET_REDUND=0x90000
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]29CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]30CONFIG_SPL_SPI=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]31CONFIG_SPL_PAYLOAD="u-boot.img"
Lukasz Majewski917fa662024-03-29 12:18:09 +0100[diff] [blame]32CONFIG_HAS_BOARD_SIZE_LIMIT=y
33CONFIG_BOARD_SIZE_LIMIT=458752
Simon Glass65831d92021-12-18 11:27:50 -0700[diff] [blame]34CONFIG_TIMESTAMP=y
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]35CONFIG_FIT=y
Lukasz Majewski7eef4472023-07-12 12:20:46 +0200[diff] [blame]36# CONFIG_BOOTMETH_EXTLINUX is not set
37# CONFIG_BOOTMETH_VBE is not set
Lukasz Majewski97b80da2020-01-25 09:01:38 +0100[diff] [blame]38CONFIG_OF_BOARD_SETUP=y
Tom Rini97faf612020-06-16 19:06:12 -0400[diff] [blame]39CONFIG_USE_BOOTARGS=y
40CONFIG_BOOTARGS="console=ttyAMA0,115200n8"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]41CONFIG_USE_BOOTCOMMAND=y
42CONFIG_BOOTCOMMAND="run ${bootpri} ; run ${bootsec}"
Lukasz Majewski7bfda5a2020-12-26 01:09:01 +0100[diff] [blame]43CONFIG_USE_PREBOOT=y
44CONFIG_PREBOOT="run prebootcmd"
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]45CONFIG_BOARD_EARLY_INIT_F=y
Lukasz Majewski80361a12024-03-29 12:18:08 +0100[diff] [blame]46CONFIG_BOARD_LATE_INIT=y
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]47CONFIG_SPL_NO_BSS_LIMIT=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]48CONFIG_SPL_BOARD_INIT=y
49# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
50CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]51# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]52CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x0
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]53CONFIG_SUPPORT_EMMC_BOOT_OVERRIDE_PART_CONFIG=y
Vignesh Raghavendra3d2ba9c2019-11-15 17:00:41 +0530[diff] [blame]54CONFIG_SPL_DMA=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]55CONFIG_SPL_MMC_TINY=y
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]56CONFIG_SPL_DM_SPI_FLASH=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]57CONFIG_SPL_OS_BOOT=y
Simon Glass259cdb42023-09-26 08:14:17 -0600[diff] [blame]58CONFIG_SPL_PAYLOAD_ARGS_ADDR=0x44000000
Alexandru Gagniuc99426c82021-12-30 10:39:59 -0600[diff] [blame]59CONFIG_SPL_FALCON_BOOT_MMCSD=y
60CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR=0x800
Tom Rinif95c2592022-05-28 17:21:03 -0400[diff] [blame]61CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR=0x400
62CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS=0x40
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]63CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]64CONFIG_SYS_SPI_U_BOOT_OFFS=0x10000
Lukasz Majewski27458d22020-07-10 09:49:32 +0200[diff] [blame]65CONFIG_SPL_YMODEM_SUPPORT=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]66CONFIG_HUSH_PARSER=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]67CONFIG_SYS_MAXARGS=32
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]68CONFIG_CMD_SPL=y
69CONFIG_CMD_ASKENV=y
70CONFIG_CMD_GREPENV=y
71CONFIG_CMD_DM=y
72CONFIG_CMD_GPIO=y
73CONFIG_CMD_MMC=y
74CONFIG_CMD_MTD=y
75# CONFIG_CMD_PINMUX is not set
76CONFIG_CMD_SPI=y
77CONFIG_CMD_DHCP=y
78CONFIG_CMD_MII=y
79CONFIG_CMD_PING=y
80CONFIG_CMD_CACHE=y
81CONFIG_CMD_REGULATOR=y
82CONFIG_CMD_EXT4=y
83CONFIG_CMD_FS_GENERIC=y
84CONFIG_CMD_MTDPARTS=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]85CONFIG_DOS_PARTITION=y
86CONFIG_OF_CONTROL=y
87CONFIG_SPL_OF_CONTROL=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]88CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent interrupts"
89CONFIG_SPL_OF_PLATDATA=y
Lukasz Majewski413d7af2020-12-26 01:09:02 +0100[diff] [blame]90# CONFIG_SPL_OF_PLATDATA_PARENT is not set
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]91CONFIG_ENV_OVERWRITE=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]92CONFIG_ENV_IS_IN_SPI_FLASH=y
Lukasz Majewski7cc34bc2020-01-25 09:01:36 +0100[diff] [blame]93CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]94CONFIG_USE_BOOTFILE=y
95CONFIG_BOOTFILE="uImage"
Tom Rini1479a832022-12-02 16:42:27 -0500[diff] [blame]96CONFIG_USE_HOSTNAME=y
97CONFIG_HOSTNAME="xea"
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]98CONFIG_NET_RANDOM_ETHADDR=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]99CONFIG_SPL_DM=y
100CONFIG_DEVRES=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]101CONFIG_MXS_GPIO=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]102CONFIG_SUPPORT_EMMC_BOOT=y
103CONFIG_MMC_MXS=y
104CONFIG_MTD=y
Lukasz Majewski0549b652021-12-27 11:46:39 +0100[diff] [blame]105CONFIG_DM_MTD=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]106CONFIG_DM_SPI_FLASH=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]107CONFIG_SPI_FLASH_SFDP_SUPPORT=y
108CONFIG_SPI_FLASH_ISSI=y
109CONFIG_SPI_FLASH_SPANSION=y
110CONFIG_SPI_FLASH_STMICRO=y
111# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Lukasz Majewski0549b652021-12-27 11:46:39 +0100[diff] [blame]112CONFIG_SPI_FLASH_MTD=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]113CONFIG_PHYLIB=y
114CONFIG_PHY_ADDR_ENABLE=y
115CONFIG_PHY_ADDR=1
116CONFIG_PHY_FIXED=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]117CONFIG_FEC_MXC=y
118CONFIG_MII=y
119CONFIG_PINCTRL=y
120CONFIG_PINCTRL_MXS=y
121CONFIG_DM_REGULATOR=y
122CONFIG_DM_REGULATOR_FIXED=y
123CONFIG_DM_REGULATOR_GPIO=y
Lukasz Majewski0d8e6c92023-05-19 12:43:57 +0200[diff] [blame]124CONFIG_SPECIFY_CONSOLE_INDEX=y
125CONFIG_DM_SERIAL=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]126CONFIG_SPI=y
127CONFIG_DM_SPI=y
128CONFIG_MXS_SPI=y
Lukasz Majewskica691772024-01-15 14:51:29 +0100[diff] [blame]129CONFIG_SPL_CRC8=y
Lukasz Majewskif3adb662019-12-08 22:06:56 +0100[diff] [blame]130# CONFIG_SPL_OF_LIBFDT is not set