Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / df4262f7923cd08e0b3cb924afc17f8941c3da32 / . / configs / grpeach_defconfig
blob: a4005438c19b534f6757dd627512d1900496cb5e [file] [log] [blame]
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Marek Vasut6468c4c2024-02-27 17:05:55 +0100[diff] [blame]3CONFIG_ARCH_RENESAS=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x18000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rini324cf142022-04-07 12:33:23 -0400[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x400
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]8CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
9CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20900000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_SIZE=0x10000
11CONFIG_ENV_OFFSET=0x80000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]12CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_DM_GPIO=y
Marek Vasutd258ab42024-03-25 09:17:54 +0100[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="renesas/r7s72100-gr-peach"
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]15CONFIG_RZA1=y
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]16CONFIG_OF_LIBFDT_OVERLAY=y
Tom Rini3d2b97c2023-05-29 10:43:26 -0400[diff] [blame]17CONFIG_SYS_MONITOR_LEN=524288
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]18CONFIG_SYS_LOAD_ADDR=0x20400000
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]19CONFIG_SYS_CLK_FREQ=66666666
20# CONFIG_EFI_LOADER is not set
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]21CONFIG_BOOTDELAY=3
Tom Rini97faf612020-06-16 19:06:12 -0400[diff] [blame]22CONFIG_USE_BOOTARGS=y
23CONFIG_BOOTARGS="ignore_loglevel"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]24CONFIG_SYS_CBSIZE=256
25CONFIG_SYS_PBSIZE=256
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]26# CONFIG_DISPLAY_CPUINFO is not set
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]27# CONFIG_BOARD_EARLY_INIT_F is not set
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]28CONFIG_HUSH_PARSER=y
29# CONFIG_CMD_ELF is not set
30CONFIG_CMD_GPIO=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]31CONFIG_CMD_USB=y
Tom Rini27280b62024-11-12 13:45:12 -0600[diff] [blame]32CONFIG_CMD_SNTP=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]33CONFIG_CMD_DHCP=y
34CONFIG_CMD_MII=y
35CONFIG_CMD_PING=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]36CONFIG_CMD_CACHE=y
37CONFIG_CMD_FAT=y
38CONFIG_CMD_FS_GENERIC=y
39CONFIG_MAC_PARTITION=y
40CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]41CONFIG_ENV_OVERWRITE=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]42CONFIG_ENV_IS_IN_SPI_FLASH=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]43CONFIG_ENV_SPI_MAX_HZ=50000000
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]44CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]45CONFIG_NET_RANDOM_ETHADDR=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]46CONFIG_RZA1_GPIO=y
47CONFIG_LED=y
48CONFIG_LED_GPIO=y
49# CONFIG_MMC is not set
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]50CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]51CONFIG_DM_SPI_FLASH=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]52CONFIG_SPI_FLASH_MACRONIX=y
53# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]54CONFIG_BITBANGMII=y
Tom Rini8b084372022-03-21 21:33:31 -0400[diff] [blame]55CONFIG_BITBANGMII_MULTI=y
Marek Vasut12d9ebc2023-05-29 20:28:54 +0200[diff] [blame]56CONFIG_PHY_SMSC=y
Marek Vasut12d9ebc2023-05-29 20:28:54 +0200[diff] [blame]57CONFIG_DM_ETH_PHY=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]58CONFIG_SH_ETHER=y
59CONFIG_PINCTRL=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]60CONFIG_DM_REGULATOR=y
61CONFIG_DM_REGULATOR_FIXED=y
Chris Brandt1f3b6672017-08-23 14:53:59 -0500[diff] [blame]62CONFIG_SCIF_CONSOLE=y
63CONFIG_SPI=y
64CONFIG_DM_SPI=y
65CONFIG_RENESAS_RPC_SPI=y
66CONFIG_TIMER=y
67CONFIG_RENESAS_OSTM_TIMER=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]68CONFIG_USB=y
Marek Vasut4c5fee02019-08-11 13:22:32 +0200[diff] [blame]69CONFIG_USB_R8A66597_HCD=y
70CONFIG_USB_STORAGE=y