Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 86d5ffed155dc8d819b88e1933b9d1c1c7a44ec8 / . / arch / arm / dts / imx8mp-verdin-wifi-dev-u-boot.dtsi
blob: 9c6c417f7eea150df402252e24767826ceca1562 [file] [log] [blame]
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]1// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
2/*
3 * Copyright 2022 Toradex
4 */
5
6#include "imx8mp-u-boot.dtsi"
7
8/ {
9 firmware {
10 optee {
11 compatible = "linaro,optee-tz";
12 method = "smc";
13 };
14 };
15
16 wdt-reboot {
17 compatible = "wdt-reboot";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]18 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]19 wdt = <&wdog1>;
20 };
21};
22
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]23&{/aliases} {
24 eeprom0 = &eeprom_module;
25 eeprom1 = &eeprom_carrier_board;
26 eeprom2 = &eeprom_display_adapter;
27};
28
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]29&clk {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]30 bootph-all;
31 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]32 /delete-property/ assigned-clocks;
33 /delete-property/ assigned-clock-parents;
34 /delete-property/ assigned-clock-rates;
35
36};
37
Andrejs Cainikovs654d41c2022-10-04 13:06:30 +0200[diff] [blame]38&crypto {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]39 bootph-pre-ram;
Andrejs Cainikovs654d41c2022-10-04 13:06:30 +0200[diff] [blame]40};
41
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]42&gpio1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]43 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]44};
45
46&gpio2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]47 bootph-pre-ram;
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]48
49 regulator-ethphy {
50 gpio-hog;
51 gpios = <20 GPIO_ACTIVE_HIGH>;
52 line-name = "reg_ethphy";
53 output-high;
54 pinctrl-names = "default";
55 pinctrl-0 = <&pinctrl_reg_eth>;
56 };
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]57};
58
59&gpio3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]60 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]61};
62
63&gpio4 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]64 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]65};
66
67&gpio5 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]68 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]69};
70
71&i2c1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]72 bootph-pre-ram;
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]73
74 eeprom_module: eeprom@50 {
75 compatible = "i2c-eeprom";
76 pagesize = <16>;
77 reg = <0x50>;
78 };
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]79};
80
81&i2c2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]82 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]83};
84
85&i2c3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]86 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]87};
88
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]89&i2c4 {
90 /* EEPROM on display adapter (MIPI DSI Display Adapter) */
91 eeprom_display_adapter: eeprom@50 {
92 compatible = "i2c-eeprom";
93 pagesize = <16>;
94 reg = <0x50>;
95 };
96
97 /* EEPROM on carrier board */
98 eeprom_carrier_board: eeprom@57 {
99 compatible = "i2c-eeprom";
100 pagesize = <16>;
101 reg = <0x57>;
102 };
103};
104
105&pca9450 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]106 bootph-pre-ram;
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]107};
108
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]109&pinctrl_i2c1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]110 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]111};
112
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]113&pinctrl_usdhc2_pwr_en {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]114 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]115 u-boot,off-on-delay-us = <20000>;
116};
117
118&pinctrl_uart3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]119 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]120};
121
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]122&pinctrl_usdhc2_cd {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]123 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]124};
125
126&pinctrl_usdhc2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]127 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]128};
129
130&pinctrl_usdhc3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]131 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]132};
133
134&pinctrl_wdog {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]135 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]136};
137
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]138&reg_usdhc2_vmmc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]139 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]140};
141
Andrejs Cainikovs654d41c2022-10-04 13:06:30 +0200[diff] [blame]142&sec_jr0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]143 bootph-pre-ram;
Andrejs Cainikovs654d41c2022-10-04 13:06:30 +0200[diff] [blame]144};
145
146&sec_jr1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]147 bootph-pre-ram;
Andrejs Cainikovs654d41c2022-10-04 13:06:30 +0200[diff] [blame]148};
149
150&sec_jr2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]151 bootph-pre-ram;
Andrejs Cainikovs654d41c2022-10-04 13:06:30 +0200[diff] [blame]152};
153
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]154&uart3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]155 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]156};
157
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]158&usdhc1 {
159 status = "disabled";
160};
161
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]162&usdhc2 {
163 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_400M>;
164 assigned-clock-rates = <400000000>;
165 assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
166 sd-uhs-ddr50;
167 sd-uhs-sdr104;
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]168 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]169};
170
171&usdhc3 {
172 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_400M>;
173 assigned-clock-rates = <400000000>;
174 assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
175 mmc-hs400-1_8v;
176 mmc-hs400-enhanced-strobe;
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]177 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]178};
179
180&wdog1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]181 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]182};