blob: 47ec43500cb4c880f5d88f1049ce52c024bbbbe6 [file] [log] [blame]
Adam Ford42efb612017-08-07 17:37:18 -04001
2menuconfig NAND
3 bool "NAND Device Support"
4if NAND
Masahiro Yamadac343b382014-10-03 19:21:03 +09005
Masahiro Yamadada0763d2014-11-13 20:31:50 +09006config SYS_NAND_SELF_INIT
7 bool
8 help
9 This option, if enabled, provides more flexible and linux-like
10 NAND initialization process.
11
Masahiro Yamadac343b382014-10-03 19:21:03 +090012config NAND_DENALI
13 bool "Support Denali NAND controller"
Masahiro Yamadada0763d2014-11-13 20:31:50 +090014 select SYS_NAND_SELF_INIT
Tom Rini00448d22017-07-28 21:31:42 -040015 imply CMD_NAND
Masahiro Yamadac343b382014-10-03 19:21:03 +090016 help
17 Enable support for the Denali NAND controller.
18
Masahiro Yamada9c5a5dd2017-08-26 01:12:31 +090019config NAND_DENALI_DT
20 bool "Support Denali NAND controller as a DT device"
21 depends on NAND_DENALI && OF_CONTROL && DM
22 help
23 Enable the driver for NAND flash on platforms using a Denali NAND
24 controller as a DT device.
25
Masahiro Yamadac343b382014-10-03 19:21:03 +090026config NAND_DENALI_SPARE_AREA_SKIP_BYTES
27 int "Number of bytes skipped in OOB area"
28 depends on NAND_DENALI
29 range 0 63
30 help
31 This option specifies the number of bytes to skip from the beginning
32 of OOB area before last ECC sector data starts. This is potentially
33 used to preserve the bad block marker in the OOB area.
34
Adam Ford5b7c9f02017-10-16 14:08:26 -050035config NAND_OMAP_GPMC
36 bool "Support OMAP GPMC NAND controller"
37 depends on ARCH_OMAP2PLUS
38 help
39 Enables omap_gpmc.c driver for OMAPx and AMxxxx platforms.
40 GPMC controller is used for parallel NAND flash devices, and can
41 do ECC calculation (not ECC error detection) for HAM1, BCH4, BCH8
42 and BCH16 ECC algorithms.
43
44config NAND_OMAP_GPMC_PREFETCH
45 bool "Enable GPMC Prefetch"
46 depends on NAND_OMAP_GPMC
Tom Rini848d2672017-10-20 16:55:51 -040047 default y
Adam Ford5b7c9f02017-10-16 14:08:26 -050048 help
49 On OMAP platforms that use the GPMC controller
50 (CONFIG_NAND_OMAP_GPMC_PREFETCH), this options enables the code that
51 uses the prefetch mode to speed up read operations.
52
53config NAND_OMAP_ELM
54 bool "Enable ELM driver for OMAPxx and AMxx platforms."
55 depends on NAND_OMAP_GPMC && !OMAP34XX
56 help
57 ELM controller is used for ECC error detection (not ECC calculation)
58 of BCH4, BCH8 and BCH16 ECC algorithms.
59 Some legacy platforms like OMAP3xx do not have in-built ELM h/w engine,
60 thus such SoC platforms need to depend on software library for ECC error
61 detection. However ECC calculation on such plaforms would still be
62 done by GPMC controller.
63
Stefan Agner6120f752015-05-08 19:07:11 +020064config NAND_VF610_NFC
Heiko Schocher6f90e582017-06-14 05:49:40 +020065 bool "Support for Freescale NFC for VF610"
Stefan Agner6120f752015-05-08 19:07:11 +020066 select SYS_NAND_SELF_INIT
Tom Rini00448d22017-07-28 21:31:42 -040067 imply CMD_NAND
Stefan Agner6120f752015-05-08 19:07:11 +020068 help
69 Enables support for NAND Flash Controller on some Freescale
Heiko Schocher6f90e582017-06-14 05:49:40 +020070 processors like the VF610, MCF54418 or Kinetis K70.
Stefan Agner6120f752015-05-08 19:07:11 +020071 The driver supports a maximum 2k page size. The driver
72 currently does not support hardware ECC.
73
Stefan Agnerfe10d3f2015-05-08 19:07:12 +020074choice
75 prompt "Hardware ECC strength"
76 depends on NAND_VF610_NFC
77 default SYS_NAND_VF610_NFC_45_ECC_BYTES
78 help
79 Select the ECC strength used in the hardware BCH ECC block.
80
81config SYS_NAND_VF610_NFC_45_ECC_BYTES
82 bool "24-error correction (45 ECC bytes)"
83
84config SYS_NAND_VF610_NFC_60_ECC_BYTES
85 bool "32-error correction (60 ECC bytes)"
86
87endchoice
88
Stefan Roese75659da2015-07-23 10:26:16 +020089config NAND_PXA3XX
90 bool "Support for NAND on PXA3xx and Armada 370/XP/38x"
91 select SYS_NAND_SELF_INIT
Tom Rini00448d22017-07-28 21:31:42 -040092 imply CMD_NAND
Stefan Roese75659da2015-07-23 10:26:16 +020093 help
94 This enables the driver for the NAND flash device found on
95 PXA3xx processors (NFCv1) and also on Armada 370/XP (NFCv2).
96
Hans de Goede3ce35f92015-08-16 14:48:22 +020097config NAND_SUNXI
Boris Brezillon57f20382016-06-15 21:09:23 +020098 bool "Support for NAND on Allwinner SoCs"
Hans de Goede3ce35f92015-08-16 14:48:22 +020099 depends on MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
100 select SYS_NAND_SELF_INIT
Maxime Ripard2d3100c2017-02-27 18:22:08 +0100101 select SYS_NAND_U_BOOT_LOCATIONS
Tom Rini00448d22017-07-28 21:31:42 -0400102 imply CMD_NAND
Hans de Goede3ce35f92015-08-16 14:48:22 +0200103 ---help---
Boris Brezillon57f20382016-06-15 21:09:23 +0200104 Enable support for NAND. This option enables the standard and
105 SPL drivers.
106 The SPL driver only supports reading from the NAND using DMA
107 transfers.
Hans de Goede3ce35f92015-08-16 14:48:22 +0200108
Maxime Ripardfcacc702017-02-27 18:22:12 +0100109if NAND_SUNXI
110
111config NAND_SUNXI_SPL_ECC_STRENGTH
112 int "Allwinner NAND SPL ECC Strength"
113 default 64
114
115config NAND_SUNXI_SPL_ECC_SIZE
116 int "Allwinner NAND SPL ECC Step Size"
117 default 1024
118
119config NAND_SUNXI_SPL_USABLE_PAGE_SIZE
120 int "Allwinner NAND SPL Usable Page Size"
121 default 1024
122
123endif
124
Siva Durga Prasad Paladugu937ad762015-11-17 14:30:09 +0530125config NAND_ARASAN
126 bool "Configure Arasan Nand"
Tom Rini00448d22017-07-28 21:31:42 -0400127 imply CMD_NAND
Siva Durga Prasad Paladugu937ad762015-11-17 14:30:09 +0530128 help
129 This enables Nand driver support for Arasan nand flash
130 controller. This uses the hardware ECC for read and
131 write operations.
132
Adam Ford5b7c9f02017-10-16 14:08:26 -0500133config NAND_MXC
134 bool "MXC NAND support"
135 depends on CPU_ARM926EJS || CPU_ARM1136 || MX5
136 imply CMD_NAND
137 help
138 This enables the NAND driver for the NAND flash controller on the
139 i.MX27 / i.MX31 / i.MX5 rocessors.
140
Jagan Teki811a8222016-10-08 18:00:25 +0530141config NAND_MXS
142 bool "MXS NAND support"
Andrey Yurovsky814cb192017-02-10 10:33:34 -0800143 depends on MX6 || MX7
Tom Rini00448d22017-07-28 21:31:42 -0400144 imply CMD_NAND
Jagan Teki811a8222016-10-08 18:00:25 +0530145 help
146 This enables NAND driver for the NAND flash controller on the
147 MXS processors.
148
Siva Durga Prasad Paladuguc41d5cd2016-09-27 10:55:46 +0530149config NAND_ZYNQ
150 bool "Support for Zynq Nand controller"
151 select SYS_NAND_SELF_INIT
Tom Rini00448d22017-07-28 21:31:42 -0400152 imply CMD_NAND
Siva Durga Prasad Paladuguc41d5cd2016-09-27 10:55:46 +0530153 help
154 This enables Nand driver support for Nand flash controller
155 found on Zynq SoC.
156
Jeff Westfahl313b9c32017-11-06 00:34:46 -0800157config NAND_ZYNQ_USE_BOOTLOADER1_TIMINGS
158 bool "Enable use of 1st stage bootloader timing for NAND"
159 depends on NAND_ZYNQ
160 help
161 This flag prevent U-boot reconfigure NAND flash controller and reuse
162 the NAND timing from 1st stage bootloader.
163
Stefan Agner6120f752015-05-08 19:07:11 +0200164comment "Generic NAND options"
165
166# Enhance depends when converting drivers to Kconfig which use this config
167# option (mxc_nand, ndfc, omap_gpmc).
168config SYS_NAND_BUSWIDTH_16BIT
169 bool "Use 16-bit NAND interface"
Adam Ford5b7c9f02017-10-16 14:08:26 -0500170 depends on NAND_VF610_NFC || NAND_OMAP_GPMC || NAND_MXC || ARCH_DAVINCI
Stefan Agner6120f752015-05-08 19:07:11 +0200171 help
172 Indicates that NAND device has 16-bit wide data-bus. In absence of this
173 config, bus-width of NAND device is assumed to be either 8-bit and later
174 determined by reading ONFI params.
175 Above config is useful when NAND device's bus-width information cannot
176 be determined from on-chip ONFI params, like in following scenarios:
177 - SPL boot does not support reading of ONFI parameters. This is done to
178 keep SPL code foot-print small.
179 - In current U-Boot flow using nand_init(), driver initialization
180 happens in board_nand_init() which is called before any device probe
181 (nand_scan_ident + nand_scan_tail), thus device's ONFI parameters are
182 not available while configuring controller. So a static CONFIG_NAND_xx
183 is needed to know the device's bus-width in advance.
184
Boris Brezillon05b769d2016-06-06 10:16:57 +0200185if SPL
186
187config SYS_NAND_U_BOOT_LOCATIONS
188 bool "Define U-boot binaries locations in NAND"
189 help
190 Enable CONFIG_SYS_NAND_U_BOOT_OFFS though Kconfig.
191 This option should not be enabled when compiling U-boot for boards
192 defining CONFIG_SYS_NAND_U_BOOT_OFFS in their include/configs/<board>.h
193 file.
194
Hans de Goede60b1b292015-08-21 21:49:51 +0200195config SYS_NAND_U_BOOT_OFFS
196 hex "Location in NAND to read U-Boot from"
Maxime Riparda15b6ea2017-02-27 18:22:09 +0100197 default 0x800000 if NAND_SUNXI
Boris Brezillon05b769d2016-06-06 10:16:57 +0200198 depends on SYS_NAND_U_BOOT_LOCATIONS
Hans de Goede60b1b292015-08-21 21:49:51 +0200199 help
200 Set the offset from the start of the nand where u-boot should be
201 loaded from.
202
Boris Brezillon4f238e72016-06-06 10:16:58 +0200203config SYS_NAND_U_BOOT_OFFS_REDUND
204 hex "Location in NAND to read U-Boot from"
205 default SYS_NAND_U_BOOT_OFFS
206 depends on SYS_NAND_U_BOOT_LOCATIONS
207 help
208 Set the offset from the start of the nand where the redundant u-boot
209 should be loaded from.
210
Adam Ford5b7c9f02017-10-16 14:08:26 -0500211config SPL_NAND_AM33XX_BCH
212 bool "Enables SPL-NAND driver which supports ELM based"
213 depends on NAND_OMAP_GPMC && !OMAP34XX
214 default y
215 help
216 Hardware ECC correction. This is useful for platforms which have ELM
217 hardware engine and use NAND boot mode.
218 Some legacy platforms like OMAP3xx do not have in-built ELM h/w engine,
219 so those platforms should use CONFIG_SPL_NAND_SIMPLE for enabling
220 SPL-NAND driver with software ECC correction support.
221
Masahiro Yamadad182d542014-10-03 19:21:04 +0900222config SPL_NAND_DENALI
223 bool "Support Denali NAND controller for SPL"
224 help
225 This is a small implementation of the Denali NAND controller
226 for use on SPL.
227
Adam Ford5b7c9f02017-10-16 14:08:26 -0500228config SPL_NAND_SIMPLE
229 bool "Use simple SPL NAND driver"
230 depends on !SPL_NAND_AM33XX_BCH
231 help
232 Support for NAND boot using simple NAND drivers that
233 expose the cmd_ctrl() interface.
Masahiro Yamadad182d542014-10-03 19:21:04 +0900234endif
235
Adam Ford42efb612017-08-07 17:37:18 -0400236endif # if NAND