blob: d66824975c5ea15ebf79dba115df9e5d65d7a329 [file] [log] [blame]
Tom Rini8b0c8a12018-05-06 18:27:01 -04001// SPDX-License-Identifier: GPL-2.0+ OR X11
Shaohui Xie085ac1c2016-09-07 17:56:14 +08002/*
3 * Device Tree Include file for Freescale Layerscape-1046A family SoC.
4 *
5 * Copyright (C) 2016, Freescale Semiconductor
6 *
7 * Mingkai Hu <Mingkai.hu@nxp.com>
Shaohui Xie085ac1c2016-09-07 17:56:14 +08008 */
9
Camelia Groza964f3bf2023-06-16 16:18:35 +030010#include "fsl-ls1046a.dtsi"
Shaohui Xie085ac1c2016-09-07 17:56:14 +080011
12/ {
13 model = "LS1046A QDS Board";
14 aliases {
15 spi0 = &qspi;
16 spi1 = &dspi0;
17 };
18};
19
20&dspi0 {
21 bus-num = <0>;
22 status = "okay";
23
24 dflash0: n25q128a {
25 #address-cells = <1>;
26 #size-cells = <1>;
Neil Armstronga009fa72019-02-10 10:16:20 +000027 compatible = "jedec,spi-nor";
Shaohui Xie085ac1c2016-09-07 17:56:14 +080028 spi-max-frequency = <1000000>; /* input clock */
29 spi-cpol;
30 spi-cpha;
31 reg = <0>;
32 };
33
34 dflash1: sst25wf040b {
35 #address-cells = <1>;
36 #size-cells = <1>;
Neil Armstronga009fa72019-02-10 10:16:20 +000037 compatible = "jedec,spi-nor";
Shaohui Xie085ac1c2016-09-07 17:56:14 +080038 spi-max-frequency = <3500000>;
39 spi-cpol;
40 spi-cpha;
41 reg = <1>;
42 };
43
44 dflash2: en25s64 {
45 #address-cells = <1>;
46 #size-cells = <1>;
Neil Armstronga009fa72019-02-10 10:16:20 +000047 compatible = "jedec,spi-nor";
Shaohui Xie085ac1c2016-09-07 17:56:14 +080048 spi-max-frequency = <3500000>;
49 spi-cpol;
50 spi-cpha;
51 reg = <2>;
52 };
53};
54
55&qspi {
Shaohui Xie085ac1c2016-09-07 17:56:14 +080056 status = "okay";
57
Kuldeep Singh4c380872019-12-12 11:49:24 +053058 s25fs512s0: flash@0 {
Shaohui Xie085ac1c2016-09-07 17:56:14 +080059 #address-cells = <1>;
60 #size-cells = <1>;
Neil Armstronga009fa72019-02-10 10:16:20 +000061 compatible = "jedec,spi-nor";
Kuldeep Singh4c380872019-12-12 11:49:24 +053062 spi-max-frequency = <50000000>;
Shaohui Xie085ac1c2016-09-07 17:56:14 +080063 reg = <0>;
64 };
65};
66
67&duart0 {
68 status = "okay";
69};
70
71&duart1 {
72 status = "okay";
73};
Shaohui Xie56007a02016-10-28 14:24:02 +080074
75&lpuart0 {
76 status = "okay";
77};
Peng Maa31ad2f2018-10-11 10:34:20 +000078
79&sata {
80 status = "okay";
81};
Biwen Lif0018f52020-02-05 22:02:17 +080082
83&i2c0 {
84 status = "okay";
85};