Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d064fc90e57f144429ae7684f9a501d7187495db / . / configs / icnova-a20-swac_defconfig
blob: 30c28f708574fd903707cea57037fd59c72a6a33 [file] [log] [blame]
Stefan Roesee243c052016-03-21 09:09:11 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
Tom Rini4cc38852021-08-30 09:16:30 -0400[diff] [blame]3CONFIG_SUPPORT_PASSING_ATAGS=y
4CONFIG_CMDLINE_TAG=y
5CONFIG_INITRD_TAG=y
6CONFIG_SERIAL_TAG=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="sun7i-a20-icnova-swac"
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]8CONFIG_SPL=y
Stefan Roesee243c052016-03-21 09:09:11 +0100[diff] [blame]9CONFIG_MACH_SUN7I=y
10CONFIG_DRAM_CLK=384
11CONFIG_OLD_SUNXI_KERNEL_COMPAT=y
Stefan Roesee243c052016-03-21 09:09:11 +0100[diff] [blame]12CONFIG_USB0_VBUS_PIN="PG11"
13CONFIG_USB0_VBUS_DET="PH7"
14CONFIG_USB1_VBUS_PIN="PG10"
15CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:24,pclk_khz:33000,le:45,ri:209,up:22,lo:22,hs:1,vs:1,sync:3,vmode:0"
16CONFIG_VIDEO_LCD_POWER="PH22"
17CONFIG_VIDEO_LCD_PANEL_LVDS=y
Stefan Roesee243c052016-03-21 09:09:11 +0100[diff] [blame]18# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]19CONFIG_SPL_I2C=y
Masahiro Yamada2737fd32017-02-05 10:42:56 +0900[diff] [blame]20CONFIG_CMD_UNZIP=y
Tom Rini8825ec42021-08-17 17:59:47 -0400[diff] [blame]21CONFIG_SYS_I2C_MVTWSI=y
Tom Rinia6e29232021-08-18 23:12:32 -0400[diff] [blame]22CONFIG_SYS_I2C_SLAVE=0x7f
23CONFIG_SYS_I2C_SPEED=400000
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]24CONFIG_PHY_REALTEK=y
Stefan Roesee243c052016-03-21 09:09:11 +0100[diff] [blame]25CONFIG_ETH_DESIGNWARE=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]26CONFIG_MII=y
Mylène Josserandc1506ef2017-04-02 12:59:03 +0200[diff] [blame]27CONFIG_SUN7I_GMAC=y
Stefan Roesee243c052016-03-21 09:09:11 +0100[diff] [blame]28CONFIG_USB_EHCI_HCD=y
Tom Rini7fc96ef2019-02-07 14:53:03 -0500[diff] [blame]29CONFIG_USB_OHCI_HCD=y